8051 CROSS ASSEMBLER. USER'S MANUAL

Copyright (c) 1984, 1985, 1986, 1987, 1988, 1989, 1990 MetaLink Corp.

1. 8051 OVERVIEW

1.1. Introduction

The 8051 series of microcontrollers are highly integrated single chip microcomputers with an 8-bit CPU, memory, interrupt controller, timers, serial I/O

and digital I/O on a single piece of silicon. The current members of the 8051 family of components include:

```
80C152JA/JB/JC/JD, 83C152JA/JC, 80C157
80C154, 83C154, 85C154
8044, 8344, 8744
80C451, 83C451, 87C451
80C452, 83C452, 87C452
8051, 8031, 8751, 80C51, 80C31, 87C51
80512, 80532
80515, 80535, 80C535, 80C515
80C517, 80C537
80C51FA, 83C51FA, 87C51FA, 83C51FB, 87C51FB, 83C51FC, 87C51FC
8052, 8032, 8752
80C321, 80C521, 87C521, 80C541, 87C541
8053, 9761, 8753
80C552, 83C552, 87C552
80C652, 83C652, 87C652
83C654, 87C654
83C751, 87C751
83C752, 87C752
80C851, 83C851
```

All members of the 8051 series of microcontrollers share a common architecture. They all have the same instruction set, addressing modes, addressing range and memory spaces. The primary differences between different 8051 based products are the amount of memory on chip, the amount and types of I/O and peripheral functions, and the component's technology (see Table 1-1).

In the brief summary of the 8051 architecture that follows, the term 8051 is used to mean collectively all available members of the 8051 family. Please refer to reference (1) for a complete description of the 8051 architecture and the specifications for all the currently available 8051 based products.

1.2. 8051 Architecture

The 8051 is an 8-bit machine. Its memory is organized in bytes and practically all its instruction deal with byte quantities. It uses an Accumulator as the primary register for instruction results. Other operands can be accessed using one of the four different addressing modes available: register implicit, direct,

indirect or immediate. Operands reside in one of the five memory spaces of the 8051.

The five memory spaces of the 8051 are: Program Memory, External Data Memory, Internal Data Memory, Special Function Registers and Bit Memory.

The Program Memory space contains all the instructions, immediate data and constant tables and strings. It is principally addressed by the 16-bit Program Counter (PC), but it can also be accessed by a few instructions using the 16-bit Data Pointer (DPTR). The maximum size of the Program Memory space is 64K

bytes. Several 8051 family members integrate onchip some amount of either masked programmed ROM or EPROM as part of this memory space (refer to Table 1-1).

The External Data Memory space contains all the variables, buffers and data structures that can't fit

on-chip. It is principally addressed by the 16-bit Data Pointer (DPTR), although the first two general purpose register (R0,R1) of the currently selected register bank can access a 256-byte bank of External Data Memory. The maximum size of the External Data Memory space is 64Kbytes. External data memory can only be accessed using the indirect addressing mode with the DPTR, R0 or R1.

The Internal Data Memory space is functionally the most important data memory space. In it resides up to four banks of general purpose registers, the program stack, 128 bits of the 256-bit memory, and all the variables and data structures that are operated on directly by the program. The maximum size of the Internal Data Memory space is 256-bytes. However, different 8051 family members integrate different amounts of this memory space on chip (see Amnt of RAM in Table 1-1). The register implicit, indirect and direct addressing modes can be used in different parts of the Internal Data Memory space.

The Special Function Register space contains all the on-chip peripheral I/O registers as well as particular registers that need program access. These registers include the Stack Pointer, the PSW and the Accumulator. The maximum number of Special

Function Registers (SFRs) is 128, though the actual number on a particular 8051 family member depends on the number and type of peripheral functions integrated on-chip (see Table 1-1). The SFRs all have addresses greater than 127 and overlap the address space of the upper 128 bytes of the Internal Data Memory space. The two memory spaces are differentiated by addressing mode. The SFRs can only be accessed using the Direct addressing mode while the upper 128 bytes of the Internal Data Memory (if integrated on-chip) can only be accessed using the Indirect addressing mode.

The Bit Memory space is used for storing bit variables and flags. There are specific instructions in the 8051 that operate only in the Bit Memory space. The maximum size of the Bit Memory space is 256-bits. 128 of the bits overlap with 16-bytes of the Internal Data Memory space and 128 of the bits overlap with 16 Special Function Registers. Bits can only be accessed using the bit instructions and the Direct addressing mode.

The 8051 has a fairly complete set of arithmetic and logical instructions. It includes an 8X8

multiply and an 8/8 divide. The 8051 is particularly good at processing bits (sometimes called Boolean Processing). Using the Carry Flag in the PSW as a single bit accumulator, the 8051 can move and do logical operations between the Bit Memory space and the Carry Flag. Bits in the Bit Memory space can also be used as general purpose flags for the test bit and jump instructions.

Except for the MOVE instruction, the 8051 instructions can only operate on either the Internal Data Memory space or the Special Function Registers. The MOVE instruction operates in all memory spaces, including the External Memory space and Program Memory space.

Program control instructions include the usual unconditional calls and jumps as well as conditional relative jumps based on the Carry Flag, the Accumulator's zero state, and the state of any bit in the Bit Memory space. Also available is a Compare and Jump if Not Equal instruction and a Decrement Counter and Jump if Not Zero loop instruction. See Chapter 4 for a description of the complete 8051 instruction set.

1.3. Summary of the 8051 Family of Components

Component	Technology	ROM	Type of ROM	RAM	No. of SFRS	Serial I/O Type
8031	HMOS	0	_	128 b	21	Start/Stop Async
8051	HMOS	4 Kb	Masked	128 b	21	Start/Stop Async
8751	HMOS	4 Kb	EPROM	128 b	21	Start/Stop Async
8053	HMOS	8 Kb	Masked	128 b	21	Start/Stop Async
9761	HMOS	8 Kb	EPROM	128 b	21	Start/Stop Async
8751	HMOS	8 Kb	EPROM	128 b	21	Start/Stop Async
80C31	CMOS	0	_	128 b	21	Start/Stop Async
80C51	CMOS	4 Kb	Masked	128 b	21	Start/Stop Async
87C51	CMOS	4 Kb	EPROM	128 b	21	Start/Stop Async
8032	HMOS	0	_	256 b	26	Start/Stop Async
8052	HMOS	8 Kb	Masked	256 b	26	Start/Stop Async
8752	HMOS	8 Kb	EPROM	256 b	26	Start/Stop Async
80C32	CMOS	0	-	256 b	26	Start/Stop Async
80C52	CMOS	8 Kb	Masked	256 b	26	Start/Stop Async
87C52	CMOS	8 Kb	EPROM	256 b	26	Start/Stop Async
8044	HMOS	4 Kb	Masked	192 b	34	HDLC/SDLC
8344	HMOS	0	_	192 b	34	HDLC/SDLC
8744	HMOS	4 Kb	EPROM	192 b	34	HDLC/SDLC
80535	HMOS	0	_	256 b	41	Start/Stop Async
80515	HMOS	8 Kb	Masked	256 b	41	Start/Stop Async
80C535	CHMOS	0	_	256 b	41	Start/Stop Async
80C515	CHMOS	8 Kb	Masked	256 b	41	Start/Stop Async
80532	HMOS	0	_	128 b	28	Start/Stop Async
80512	HMOS	4 Kb	Masked	128 b	28	Start/Stop Async
80C152	CHMOS	0	_	256 b	56	CSMA/CD
83C152	CHMOS	8 Kb	Masked	256 b	56	CSMA/CD
80C154	CMOS	0	_	256 b	27	Start/Stop Async
83C154	CMOS	16 Kb	Masked	256 b	27	Start/Stop Async
85C154	CMOS	16 Kb	EPROM	256 b	27	Start/Stop Async
80C51FA	CHMOS	0	-	256 b	47	Start/Stop Async
83C51FA	CHMOS	8 Kb	Masked	256 b	47	Start/Stop Async
87C51FA	CHMOS	8 Kb	EPROM	256 b	47	Start/Stop Async
83C51FB	CHMOS	16 Kb	Masked	256 b	47	Start/Stop Async
87C51FB	CHMOS	16 Kb	EPROM	256 b	47	Start/Stop Async
83C51FC	CHMOS	32 Kb	Masked	256 b	47	Start/Stop Async
87C51FC	CHMOS	32 Kb	EPROM	256 b	47	Start/Stop Async
80C537	CHMOS	0	-	256 b	41	Start/Stop Async
80C517	CHMOS	8 Kb	Masked	256 b	82	Start/Stop Async
80C451	CMOS	0	-	128 b	24	Parallel I/F
83C451	CMOS	4 Kb	Masked	128 b	24	Parallel I/F
87C451	CMOS	4 Kb	EPROM	128 b	24	Parallel I/F
80C452	CHMOS	0	_	256 b	55	U.P.I.
83C452	CHMOS	8 Kb	-	256 b	55	U.P.I.
87C452	CHMOS	8 Kb	-	256 b	55	U.P.I.

80C552	CMOS	0		256 b	54	Start/Stop Async
						, , ,
83C552	CMOS	8 Kb	Masked	256 b	54	Start/Stop Async
87C552	CMOS	8 Kb	EPROM	256 b	54	Start/Stop Async
80C652	CMOS	0	-	256 b	24	Start/Stop Async
83C652	CMOS	8 Kb	Masked	256 b	24	Start/Stop Async
87C652	CMOS	8 Kb	EPROM	256 b	24	Start/Stop Async
83C654	CMOS	16 Kb	Masked	256 b	24	Start/Stop Async
87C654	CMOS	16 Kb	EPROM	256 b	24	Start/Stop Async
83C752	CMOS	2 Kb	Masked	64 b	25	I2C
87C752	CMOS	2 Kb	EPROM	64 b	25	I2C
83C751	CMOS	2 Kb	Masked	64 b	20	I2C
87C751	CMOS	2 Kb	EPROM	64 b	20	I2C
80C521	CMOS	0	-	256 b	26	Start/Stop Async
80C321	CMOS	8 Kb	Masked	256 b	26	Start/Stop Async
87C521	CMOS	8 Kb	EPROM	256 b	26	Start/Stop Async
80C541	CMOS	16 Kb	Masked	256 b	26	Start/Stop Async
87C541	CMOS	16 kb	EPROM	256 b	26	Start/Stop Async
80C851	CMOS	0	-	128 b	21	Start/Stop Async
83C851	CMOS	4 Kb	Masked	128 b	21	Start/Stop Async

Table 1-1: 8051 Family of Components

1.4. References

- 1) Intel Corp., 8-Bit Embedded Controllers, 1990.
- 2) Siemens Corp., Microcontroller Component 80515, 1985.
- 3) AMD Corp., Eight-Bit 80C51 Embedded Processors, 1990.
- 4) Signetics Corp., Microcontroller Users' Guide, 1989.

2. 8051 CROSS ASSEMBLER OVERVIEW

2.1. Introduction

The 8051 Cross Assembler takes an assembly language source file created with a text editor and translates it into a machine language object file. This translation process is done in two passes over the source file. During the first pass, the Cross Assembler builds a symbol table from the symbols and labels used in the source file. It's during

the second pass that the Cross Assembler actually translates the source file into the machine language object file. It is also during the second pass that the listing is generated.

The following is a discussion of the syntax required by the Cross Assembler to generate error free assemblies.

2.2. Symbols

Symbols are alphanumeric representations of numeric constants, addresses, macros, etc. The legal character set for symbols is the set of letters, both upper and lower case (A..Z,a..z), the set of decimal numbers (0..9) and the special characters, question mark (?) and underscore (_). To ensure that the Cross

Assembler can distinguish between a symbol and a number, all symbols must start with either a letter or special character (? or _). The following are examples of legal symbols:

PI Serial_Port_Buffer LOC_4096 ?_?_?

In using a symbol, the Cross Assembler converts all letters to upper case. As a result, the Cross Assembler makes no distinction between upper and lower case letters. For example, the following two symbols would be seen as the same symbol by the Cross Assembler:

Serial_Port_Buffer SERIAL_PORT_BUFFER

Symbols can be defined only once. Symbols can be up to 255 characters in length, though only the

first 32 are significant. Therefore, for symbols to be unique, they must have a unique character pattern within the first 32 characters. In the following example, the first two symbols would be seen by the Cross Assembler as duplicate symbols, while the third and fourth symbols are unique.

BEGINNING_ADDRESS_OF_CONSTANT_TABLE_1
BEGINNING_ADDRESS_OF_CONSTANT_TABLE_2

CONSTANT_TABLE_1_BEGINNING_ADDRESS CONSTANT_TABLE_2_BEGINNING_ADDRESS

There are certain symbols that are reserved and can't be defined by the user. These reserved symbols are listed in Appendix C and include the assembler directives, the 8051 instruction mnemonics, implicit operand symbols, and the following assembly time operators that have alphanumeric symbols: EQ, NE, GT, GE, LT, LE, HIGH, LOW, MOD, SHR, SHL, NOT, AND, OR and XOR.

The reserved implicit operands include the symbols A, AB, C, DPTR, PC, R0, R1, R2, R3, R4, R5, R6, R7, AR0, AR1, AR2, AR3, AR4, AR5, AR6 and AR7. These symbols are used primarily as instruction operands. Except for AB, C, DPTR or PC, these symbols can also be used to define other symbols (see EQU directive in Chapter 5).

The following are examples of illegal symbols with an explanation of why they are illegal:

1ST_VARIABLE (Symbols can not start with a number.)
ALPHA# (Illegal character "#" in symbol.)
MOV (8051 instruction mnemonic)
LOW (Assembly operator)
DATA (Assembly directive)

2.3. Labels

Labels are special cases of symbols. Labels are used only before statements that have physical addresses associated with them. Examples of such statements are assembly language instructions, data storage directives (DB and DW), and data reservation

directives (DS and DBIT). Labels must follow all the rules of symbol creation with the additional requirement that they be followed by a colon. The following are legal examples of label uses:

TABLE_OF_CONTROL_CONSTANTS:
DB 0,1,2,3,4,5 (Data storage)
MESSAGE: DB 'HELP'
START: MOV A,#23

(Data storage) (Assembly language instruction)

2.4. Assembler Controls

Assembler controls are used to control where the Cross Assembler gets its input source file, where it puts the object file, and how it formats the listing file. Table 2-1 summarizes the assembler controls available. Refer to Chapter 6 for a detailed explanation of the controls.

\$DATE(date) \$EJECT \$INCLUDE(file) \$LIST \$NOLIST \$MOD51 \$MOD52 \$MOD44 \$NOMOD \$OBJECT(file) \$NOOBJECT \$PAGING \$NOPAGING \$PAGELENGTH(n) \$PRINT(file) \$NOPRINT \$SYMBOLS \$NOSYMBOLS	Places date in page header Places a form feed in listing Inserts file in source program Allows listing to be output Stops outputting the listing Uses 8051 predefined symbols Uses 8052 predefined symbols Uses 8044 predefined symbols No predefined symbols used Places object output in file No object file is generated Break output listing into pages Print listing w/o page breaks No. of lines on a listing page No. of columns on a listing page Places listing output in file Listing will not be output Append symbol table to listing Symbol table will not be output
\$TITLE(string)	Places string in page header

Table 2-1: Summary of Cross Assembler Controls

As can be seen in Table 2-1, all assembler controls are prefaced with a dollar sign (\$). No spaces or tabs are allowed between the dollar sign and the body of the control. Also, only one control per line is

permitted. However, comments can be on the same line as a control. The following are examples of assembler controls:

```
$TITLE(8051 Program Ver. 1.0)
$LIST
$PAGEWIDTH(132)
```

2.5. Assembler Directives

Assembler directives are used to define symbols, reserve memory space, store values in program memory and switch between different memory spaces. There are also directives that set the location counter for the active segment and identify the end of

the source file. Table 2-2 summarizes the assembler directives

available. These directives are fully explained in Chapter 5.

```
EQU
                   Define symbol
                   Define internal memory symbol
DATA
                  Define indirectly addressed internal Define external memory symbol
Define internal bit memory symbol
TDATA
XDATA
BIT
                   Define program memory symbol
Reserve bytes of data memory
Reserve bits of bit memory
CODE
DS
DRTT
DΒ
                   Store byte values in program memory
                   Store word values in program memory
DW
                  Set segment location counter
End of assembly language source file
Select program memory space
Select internal memory data space
Select external memory data space
Select indirectly addressed internal
Select bit addressable memory space
ORG
END
CSEG
DSEG
XSEG
ISEG
BSEG
                   Select register bank
USING
                   Begin conditional assembly block
Alternative conditional assembly block
ΙF
ELSE
                   End conditional assembly block
ENDIF
```

Table 2-2: Summary of Cross Assembler Directives

Only one directive per line is allowed,	TEN	EQU	10
however comments may be included. The following	RESET ORG	CODE 4096	0
are examples of assembler directives:	0.1.0		

2.6. 8051 Instruction Mnemonics

The standard 8051 Assembly Language Instruction mnemonics plus the generic CALL and JMP instructions are recognized by the Cross

Assembler and are summarized in Table 2-3. See Chapter 4 for the operation of the individual instructions.

ACALL ADD ADDC AJMP ANL CJNE CLR CPL DA DEC DIV DJNZ INC JB JBC JC JMP JNB JNC JNZ JZ LCALL	Absolute call Add Add with carry Absolute jump Logical and Compare & jump if not equal Clear Complement Decimal adjust Decrement Divide Decrement&jump if not zero Increment Jump if bit set Jump & clear bit if bit set Jump if carry set Jump Jump if bit not set Jump if accumulator zero Long call	MOV MOVC MOVX MUL NOP ORL POP PUSH RET RETI RLC RRC SETB SJMP SUBB SWAP XCH XCHD	Move Move code Move external Multiply No operation Inclusive or Pop stack Push stack Return Return from interrupt Rotate left Rotate left thru carry Rotate right Rotate right thru carry Set bit Short jump Subtract with borrow Swap nibbles Exchange bytes Exchange digits Exclusive or Generic call
LCALL LJMP	Long call Long jump	CALL	Generic call

Table 2-3: 8051 Instructions and Mnemonics

When the Cross Assembler sees a generic CALL or JMP instruction, it will try to translate the instruction into its most byte efficient form. The Cross Assembler will translate a CALL into one of two instructions (ACALL or LCALL) and it will translate a generic JMP into one of three instructions (SJMP, AJMP or LJMP). The choice of instructions is based on which one is most byte efficient. The generic CALL or JMP instructions saves the programmer the trouble of determining which form is best.

However, generic CALLs and JMPs do have their limitations. While the byte efficiency algorithm works well for previously defined locations, when the target location of the CALL or JMP is a forward location (a location later on in the program), the assembler has no way of determining the best form of the instruction. In this case the Cross Assembler simply puts in the long version (LCALL or LJMP) of the instruction, which may not be the most byte efficient. NOTE that the generic CALLs and JMPs must not be used for the 751/752 device as LCALL and LJMP are not legal instructions for those devices. Instead use ACALL and AJMP explicitly.

For instructions that have operands, the operands must be separated from the mnemonic by at least one space or tab. For instructions that have multiple operands, each operand must be separated from the others by a comma.

Two addressing modes require the operands to be preceded by special symbols to designate the addressing mode. The AT sign (@) is used to designate the indirect addressing mode. It is used primarily with Register 0 and Register 1 (R0, R1), but is can also be used with the DPTR in the MOVX and the Accumulator in MOVC and JMP @A+DPTR instructions. The POUND sign (#) is used to designate an immediate operand. It can be used to preface either a number or a symbol representing a number.

A third symbol used with the operands actually specifies an operation. The SLASH (/) is used to specify that the contents of a particular bit address is to be complemented before the instruction operation. This is used with the ANL and ORL bit instructions.

Only one assembly language instruction is allowed per line. Comments are allowed on the same line as an instruction, but only after all operands have been specified. The following are examples of instruction statements:

START:	LJMP	INIT	
MOV	@RO,Ser	ial_Port_Buffer	r
CJNE	RO , #T	EN, INC_TEN	
ANL	C,/STAR	T_FLAG	
CALL	GET_BYT	Έ	
RFT			

2.7. Bit Addressing

The period (.) has special meaning to the Cross Assembler when used in a symbol. It is used to explicitly specify a bit in a bit-addressable symbol. For example, it you wanted to specify the most

significant bit in the Accumulator, you could write ACC.7, where ACC was previously defined as the Accumulator address. The same bit can also be selected using the physical address of the byte it's in.

For example, the Accumulator's physical address is 224. The most significant bit of the Accumulator can be selected by specifying 224.7. If the symbol ON

was defined to be equal to the value 7, you could also specify the same bit by either ACC.ON or 224.ON.

2.8. ASCII Literals

Printable characters from the ASCII character set can be used directly as an immediate operand, or they can used to define symbols or store ASCII bytes in Program Memory. Such use of the ASCII character set is called ASCII literals. ASCII literals are identified

by the apostrophe (') delimiter. The apostrophe itself can be used as an ASCII literal. In this case, use two apostrophes in a row. Below are examples of using ASCII literals.

```
MOV A,#'m' ;Load A with O6DH (ASCII m)
QUOTE EQU ''' ;QUOTE defined as 27H (ASCII single quote)
DB '8051' ;Store in Program Memory
```

2.9. Comments

Comments are user defined character strings that are not processed by the Cross Assembler. A comment begins with a semicolon (;) and ends at the carriage return/line feed pair that terminates the

line. A comment can appear anywhere in a line, but it has to be the last field. The following are examples of comment lines:

```
; Begin initialization routine here
$TITLE(8051 Program Vers. 1.0)
TEN EQU 10
```

;Place version number here ;Constant

2.10. The Location Counter

The Cross Assembler keeps a location counter for each of the five segments (code, internal data, external data, indirect internal data and bit data). Each location counter is initialized to zero and can be modified using Assembler Directives described in Chapter 5.

The dollar sign (\$) can be used to specify the current value of the location counter of the active segment. The following are examples of how this can be used:

```
JNB FLAG,$
CPYRGHT: DB 'Copyright, 1983'
CPYRGHT_LENGTH EQU $-CPYRGHT-1
```

;Jump on self until flag is reset ;Calculate length of copyright message

2.11. Syntax Summary

Since the Cross Assembler essentially translates the source file on a line by line basis, certain rules must be followed to ensure the translation process is done correctly. First of all, since the Cross Assembler's line buffer is 256 characters deep, there must always be a carriage return/line feed pair within the first 256 columns of the line.

A legal source file line must begin with either a control, a symbol, a label, an instruction mnemonic, a directive, a comment or it can be null (just the

carriage return/line feed pair). Any other beginning to a line will be flagged as an error.

While a legal source file line must begin with one of the above items, the item doesn't have to begin in the first column of the line. It only must be the first field of the line. Any number (including zero) of spaces or tabs, up to the maximum line size, may precede it.

Comments can be placed anywhere, but they must be the last field in any line.

2.12. Numbers and Operators

The Cross Assembler accepts numbers in any one of four radices: binary, octal, decimal and hexadecimal. To specify a number in a specific radix, the number must use the correct digits for the particular radix and immediately following the number with its radix designator. Decimal is the default radix

and the use of its designator is optional. An hexadecimal number that would begin with a letter digit must be preceded by a 0 (zero) to distinguish it from a symbol. The internal representation of numbers is 16-bits, which limits the maximum number possible. Table 2-4 summarizes the radices available.

Radix	Designator	Legal Digits	Max. Legal Number
Binary	В	0,1	1111111111111111B
0ctal	0, Q	0,1,2,3,4,5	177777Q
Decimal	D, (default)	0,1,2,3,4,5,6,7,8,9	65535D
Hexadecima1	Н	0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F	0FFFFH

Table 2-4: Cross Assembler Radices

No spaces or tabs are allowed between the number and the radix designator. The letter digits and radix designators can be in upper or lower case. The following examples list the decimal number 2957 in each of the available radices:

```
101110001101B (Binary)
5615o or 5615Q (Octal)
2957 or 2957D (Decimal)
0B8DH, 0b8dh (Hexadecimal)
```

When using radices with explicit bit symbols, the radix designator follows the byte portion of the address as shown in the following examples:

```
0E0H.7 Bit seven of hexadecimal address 0E0
200Q.ON Bit ON of octal address 200
```

The Cross Assembler also allows assembly time evaluation of arithmetic expressions up to thirty-two levels of embedded parentheses. All calculations

use integer numbers and are done in sixteen bit precision.

```
Addition Unary positive
                             Subtraction Unary negation (2's complement)
-
*
                             Multiplication
                             Integer division (no remainder)
Modulus (remainder of integer division)
MOD
SHR
                             Shift right
                             Shift left
SHL
                             Logical negation (1's complement)
Logical and
NOT
AND
OR
                             Inclusive or
                             Exclusive or
Low order 8-bits
XOR
LOW
                             High order 8-bits
Relational equal
HIGH
EQ, =
NE, <>
                             Relational not equal
                             Relational greater than
Relational greater than or equal
Relational less than
Relational less than
GT, >
GE, >=
LT, <
                             Parenthetical statement
```

Table 2-5: Assembly Time Operations

The relational operators test the specified values and return either a True or False. False is represented by a zero value, True is represented by a non zero value (the True condition actually returns a 16-bit value with every bit set; i.e., 0FFFFH). The relational operators are used primarily with the

Conditional Assembly capability of the Cross Assembler.

Table 2-5 lists the operations available while Table 2-6 lists the operations precedence in descending order. Operations with higher precedence are done first. Operations with equal precedence are evaluated from left to right.

```
(,)
HIGH,LOW
*,/,MOD,SHR,SHL
+,-
EQ,LT,GT,LE,GE,NE,=,<,>,<=,>=,<>
NOT
AND
OR,XOR
```

Table 2-6: Operators Precedence

2.13. Source File Listing

R1,#32

The source file listing displays the results of the Cross Assembler translation. Every line of the listing includes a copy of the original source line as well as a line number and the Cross Assembler translation. For example, in translating the following line taken from the middle of a source file:

TRANS: MOV R7,#32

;Set up pointer

002F 7920 152 TRANS: MOV

;Set up pointer

as follows:

The '002F' is the current value of the location counter in hexadecimal. The '7920' is the translated instruction, also in hexadecimal. The '152' is the decimal line number of the current assembly. After

the line number is a copy of the source file line that was translated.

Another example of a line in the listing file is

015B 13 = 1 267 + 2 RRC A

Here we see two additional fields. The '=1' before the line number gives the current nesting of include files. The '+2' after the line number gives the current macro nesting. This line essentially says that this line comes from a second level nesting of a macro that is part of an include file.

00FF 67 MAX_NUM EQU REG 68 COUNTER EQU

The '00FF' is the hexadecimal value of the symbol MAX_NUM. Again, '67'is the decimal line number of the source file and the remainder of the first line is a copy of the source file. In the second line above, the 'REG' shows that the symbol COUNTER was defined to be a general purpose register.

Optionally, a listing can have a page header that includes the name of the file being assembled, title of program, date and page number. The header and its fields are controlled by specific Assembler Controls (see Chapter 6).

Another line format that is used in the listing is that of symbol definition. In this case the location counter value and translated instruction fields described above are replaced with the definition of the symbol. The following are examples of this:

255 R7

The default case is for a listing to be output as a file on the default drive with the same name as the entered source file and an extension of .LST. For example, if the source file name was PROGRAM.ASM, the listing file would be called PROGRAM.LST. Or if the source file was called MODULE1, the listing file would be stored as MODULE1.LST. The default can be changed using the \$NOPRINT and \$PRINT() Assembler Controls (see Chapter 6).

2.14. Object File

The 8051 Cross Assembler also creates a machine language object file. The format of the object file is standard Intel Hexadecimal. This Hexadecimal file can be used to either program EPROM's using standard PROM Programmers for prototyping, or used to pattern masked ROMs for production.

The default case is for the object file to be output on the default drive with the same name as the

first source file and an extension of .HEX. For the source name example, if file was PROGRAM.ASM, the object file would be called PROGRAM.HEX. Or if the source file was called MODULE1, the object file would be stored as MODULE1.HEX. The default can be changed using \$NOOBJECT and \$OBJECT() Assembler Controls (see Chapter 6).

3. RUNNING THE 8051 CROSS ASSEMBLER ON DOS SYSTEMS

3.1. Cross Assembler Files

The floppy disk you receive with this manual is an 8 sector, single-sided, double density disk. This distribution disk will contain the following files:

ASM51.EXE					program	
MOD152	Source	file	for	the	\$MOD152	control
MOD154	Source	file	for	the	\$MOD154	control
MOD252	Source	file	for	the	\$MOD252	control
MOD44					\$MOD44 (
MOD451					\$MOD451	
MOD452	Source	file	for	the	\$MOD452	control
MOD51	Source	file	for	the	\$MOD51 0	control
MOD512					\$MOD512	
MOD515					\$MOD515	
MOD517					\$MOD517	
MOD 5 2					\$MOD52 0	
MOD521					\$MOD521	
MOD 5 5 2					\$MOD552	
MOD652					\$MOD652	
MOD751					\$MOD751	
MOD752					\$MOD752	
MOD851	Source	file	for	the	\$MOD851	control

There will also be one or more files with an extension of .ASM. These are sample programs. Listings of these programs can be found in Appendix A.

DON'T USE THE DISTRIBUTION DISK. MAKE WORKING AND BACKUP COPIES FROM THE DISTRIBUTION DISK AND THEN STORE THE DISTRIBUTION DISK IN A SAFE PLACE.

3.2. Minimum System Requirements

With DOS 2.0 or later - 96K RAM 1 Floppy Disk Drive

3.3. Running the Cross Assembler

Once you've created an 8051 assembly language source text file in accordance with the guidelines in Chapter 2, you are now ready to run the Cross Assembler. Make sure your system is booted and the DOS prompt (A>) appears on the screen.

Place the disk with the 8051 Cross Assembler on it in the drive and simply type (in all the following examples, the symbol <CR> is used to show where the ENTER key was hit):

ASM51<CR>

If the 8051 Cross Assembler disk was placed in a drive other than the default drive, the drive name would have to be typed first. For example, if the A drive is the default drive, and the 8051 Cross Assembler is in the B drive, you would then type:

B:ASM51<CR>

After loading the program from the disk, the program's name, its version number and general copyright information will be displayed on the screen.

The Cross Assembler then asks for the source file name to begin the assembly process.

Source file drive and name [.ASM]:

At this point, if you have only one floppy disk drive and the 8051 Cross Assembler and source files are on separate disks, remove the disk with the 8051 Cross Assembler on it and replace it with your source file disk.

Next, enter the source file name. If no extension is given, the Cross Assembler will assume an extension

of .ASM. If no drive is given, the Cross Assembler will assume the default drive. Since in every case where no drive is given, the Cross Assembler assumes the default drive, it is generally a good practice to change the default drive to the drive with your source files.

An alternative method for entering the source file is in the command line. In this case, after typing A>ASM51 B:CONTROL.A51<CR>

in ASM51, type in a space and the source file name:

After the source file name has been accepted, the Cross Assembler will begin the translation process. As it starts the first pass of its two pass process, it will print on the screen: «First pass» At the completion of the first pass, and as it starts its second

pass through the source file, the Cross Assembler will display: «Second pass». When second pass is completed, the translation process is done and the Cross Assembler will print the following message:

ASSEMBLY COMPLETE, XX ERRORS FOUND

XX is replaced with the actual number of errors that were found. Disk I/O may continue for a while as the Cross Assembler appends the symbol table to the listing file.

Cross Assembler is constantly doing disk I/O, with

BREAK ON you can abort almost immediately by

3.4. DOS Hints and Suggestions

If you are using DOS 2.0 or later, you may want to use the BREAK ON command before you run the Cross Assembler. This will allow you to abort (Ctrl-Break) the Cross Assembler at any time. Otherwise, you will only be able to abort the Cross Assembler after it completes a pass through the source file. If you are assembling a large file, this could cause you a several minute wait before the Cross Assembler aborts.

The reason for this it that the default condition to recognizes a Ctrl-Break is when the program (in this case the Cross Assembler) does keyboard, screen or printer I/O. Unfortunately, the assembler does this very rarely (once each pass). By using the BREAK ON command, DOS will recognize a Ctrl-Break for all I/O, including disk I/O. Since the

So much for the good news. However, aborting a program can cause some undesirable side-

hitting the Ctrl-Break keys.

effects. Aborting a program while files are open causes DOS to drop some information about the open files. This results in disk sectors being allocated when they are actually free. Your total available disk storage shrinks. You should make the practice of running CHKDSK with the /F switch periodically to recover these sectors.

The Cross Assembler run under DOS 2.0 or later supports redirection. You can specify the redirection on the command line. Use the following form:

ASM51 <infile >outfile

"infile" and "outfile" can be any legal file designator. The Cross Assembler will take its input from the "infile" instead of the keyboard and will send its output to "outfile" instead of the screen.

Note that redirection of input in ASM51 is redundant since the assembler is an absolute assembler and has no command line options other than the file name argument.

Output redirection is useful for speeding up the assembly process. Because assembly-time errors are directed to std err in DOS, an error listing cannot be redirected to a file

To make the .lst file serve as an error-only file, use the Cross Assembler Controls \$PRINT (create a list file) \$NOLIST (turn the listing off). Use the Cross Assembler Controls \$NOSYMBOLS to further compress the error-only listing resulting from the manipulation of the list file controls. See Chapter 6 for more information. The errors will be listed in the .lst file, as usual.

If the control \$NOPRINT (see Chapter 6) is active, all error messages are send to the screen.

3.5. References

- 1. IBM Corp., Disk Operating System, Version 1.10, May 1982.
- 2. IBM Corp., Disk Operating System, Version 2.00, January 1983.

4. 8051 INSTRUCTION SET

4.1. Notation

Below is an explanation of the column headings and column contents of the 8051 Instruction Set Summary Table that follows in this chapter.

MNEMONIC

The MNEMONIC column contains the 8051 Instruction Set Mnemonic and a brief description of the instruction's operation.

OPERATION

The OPERATION column describes the 8051 Instruction Set in unambiguous symbology. Following are the definitions of the symbols used in this column.

<n:m></n:m>	Bits of a register inclusive.
+	Binary addition
_	Binary 2s complement subtraction
	Unsigned integer division
X	Unsigned integer multiplication
~	Binary complement (1s complement)
Λ	Logical And
V	Inclusive Or
V	Exclusive Or
>	Greater than
<>	Not equal to
=	Equals
->	Is written into.
A	The 8-bit Accumulator Register.
AC	The Auxiliary Carry Flag in the Program Status Word
CF	The Carry Flag in the Program Status Word
DOper	The Destination Operand used in the instruction.
DPTR	16-bit Data Pointer
Paddr	A 16-bit Program Memory address
PC	The 8051 Program Counter.
PM(addr)	Byte in Program Memory space pointed to by addr.
Remainder	Integer remainder of unsigned integer division
<i>SOper</i>	The Source Operand used in the instruction.
SP [']	8-bit Stack Pointer
STACK	The LIFO data structure that is controlled by the 8-bit SP

DEST ADDR MODE/SOURCE ADDR MODE

These two columns specify the Destination and Source Addressing Modes, respectively, that are available for each instruction.

```
AB The Accumulator—B Register pair.

Accumulator
Bit Direct Operand is the state of the bit specified by the Bit Memory address.

Carry Flag Operand is the state of the 1-bit Carry flag in the PSW.

Direct Operand resides in the 16-bit Data Pointer Register.

Direct Operand is the contents of the specified 8-bit IDMA or SFR address

Indirect Operand is the contents of the address contained in the register.

Immediate Operand is the next sequential byte after the instruction.

Prog Direct Operand in PM Space is the address contained in the register.

Register Operand is the contents of the register specified.

Operand is on the top of the Stack.
```

ASSEMBLY LANGUAGE FORM

This column contains the correct format of the instructions that are recognized by the Cross Assembler.

```
A Accumulator
AB Accumulator-B Register pair.
C Carry Flag
Baddr Bit Memory Direct Address.
Daddr Internal Data Memory or Special Function Register Direct Address.
```

data 8-bit constant data.
data16 16-bit constant data.
DPTR 16-bit Data Pointer Register.
PC 16-bit Program Counter.
Paddr 16-bit Program Memory address
Ri Indirect Register. RO or R1 are the only indirect registers.
Roff 8-bit offset for Relative Jump.

Implicit Register. Each register bank has 8 general purpose registers.

HEX OPCODE

This column gives the machine language hexadecimal opcode for each 8051 instruction.

BYT

Rn

This column gives the number of bytes in each 8051 instruction.

CYC

This column gives the number of cycles of each 8051 instruction. The time value of a cycle is defined as 12 divided by the oscillator frequency. For

example, if running an 8051 family component at 12 MHz, each cycle takes 1 microsecond.

PSW

This column identifies which condition code flags are affected by the operation of the individual instructions. The condition code flags available on the 8051 are the Carry Flag, CF, the Auxiliary Carry Flag, AC, and the Overflow Flag, OV.

It should be noted that the PSW is both byte and bit directly addressable. Should the PSW be the operand of an instruction that modifies it, the condition codes could be changed even if this column states that the instruction doesn't affect them.

O Condition code is cleared
Condition code is set
Condition code is modified

* Condition code is modified by instruction

Condition code is not affected by instruction

4.2. 8051 Instruction Set Summary

MNEMONIC	OPERATION	DEST	SOURCE	ASSEM	IBLY LANGUAGE	HEX	ВС	PSM
		ADDR MODE	ADDR MODE		FORM	OPCODE	YY	
ACALL 2K in Page (11 bits) Absolute Call	PC + 2 -> STACK SP + 2 -> SP Paddr<10:0> -> PC<10:0> PC<15:11> -> PC<15:11>	Prog Direct	MODE	ACALL	Paddr	See note 1	2 2	
ADD Add Operand to Accumulator	A + Soper -> A	Accumulator	Direct Indirect Register	ADD ADD ADD ADD	A,#data A,Daddr A,@Ri A,Rn	26,27 28-2F	2 1 2 1 1 1 1 1	
ADDC Add Operand with Carry to Accumulator	A + Soper + C -> A	Accumulator	Immediate Direct Indirect Register	ADD ADD ADD ADD	A,#data A,Daddr A,@Ri A,Rn	34 35 36,37 38-3F	2 1 2 1 1 1 1 1	+++
AJMP 2K in Page (11 bits) Absolute Jump	Paddr<10:0> -> PC<10:0> PC<15:11> -> PC<15:11>	Prog Direct		AJMP	Paddr	See note 2		
ANL Logical AND of Source Operand with Destination Operand	Soper ^ Doper -> DOper	Prog Direct Accumulator	Accumulator Immediate Immediate Direct Indirect Register	ANL ANL ANL ANL ANL ANL	Daddr,A Daddr,#data A,#data A,Daddr A,@Ri A,Rn	52 53 54 55 56,57 58-5F	2 1 2 1 2 1 1 1 1 1	
Logical AND of Source Operand with Carry Flag (Continued)	Soper ∧ CF -> CF	Carry Flag	Bit Direct	ANL	C,Baddr	82	2 2	+
Logical AND of Source Operand Complemented with Carry Flag	~Soper ^ CF -> CF	Carry Flag	Bit Direct		C,/Baddr	в0	2 2	-
CJNE Compare Operands and Jump Relative if not Equal	Jump Relative to PC if Doper <> SOper	Accumulator Indirect Register	Immediate Direct Immediate Immediate	CJNE CJNE CJNE CJNE	A,#data, Roff A,Daddr, Roff @Ri,#data,Roff Rn,#data,Roff	В5 В6,В7	3 2 3 2 3 2 3 2	see note
CLR Clear Accumulator	0 -> A	Accumulator		CLR	A	E4	1 1	
Clear Carry Flag	0 -> CF	Carry Flag Bit Direct		CLR	C Baddr	C3	2 1	0
Clear Bit Operand	0 -> Doper	BIL DITECT		CLK	Байиі	C2		

		1 4 7 - 4	1	CDI			141	1
CPL Complement Accumulator	~A -> A	Accumulator		CPL	Α	F4	1	1
Complement Carry Flag	~CF -> CF	Carry Flag		CPL	С	В3	1.	1 +
'	~Doper -> DOper	Bit Direct		CPL	Baddr	В2	2 .	1
Complement Bit Operand DA	If (A<3:0> > 9) V AC	Accumulator		DA	A	D4	1.	1 +
Decimal Adjust Accumulator for Addition	Then A<3:0>+6->A<3:0> If (A<7:4> > 9) V CF Then A<7:4>+6->A<7:4>	necuma racor			7			See note 4
DEC	DOper - 1 -> DOper	Accumulator Direct		DEC DEC	A Daddr	14 15	1 2	1
Decrement Operand		Indirect Register		DEC DEC DEC	@Ri Rn	16,17 18-1F	1 1	1
DIV	A / B -> A	AB		DIV	AB	84	1 4	
Divide Accumulator by B Register	Remainder -> B							See note 5
DJNZ Decrement Operand and Jump Relative if Not Zero	DOper - 1 -> DOper If DOper <> 0 then Jump Relative to PC	Direct Register		DJNZ DJNZ	Daddr,Roff Rn,Roff	D5 D8-DF	3 2	2
INC	DOper + 1 -> DOper	Accumulator		INC	A Dadda	04	1	1
Increment Operand		Direct Indirect		INC INC	Daddr @Ri	05 06,07	1	1
		Register Data Ptr		INC INC	Rn DPTR	08-0F A3	2 1 1 1	1
JB	If Doper = 1 then Jump	Bit Direct		JB	Baddr,Roff	20	3 2	2
Jump Relative if Bit Operand is Set	Relative to PC				,			
JBC	If Doper = 1 then	Bit Direct		JBC	Baddr,Roff	10	3 .	
Jump Relative if Bit Operand is Set and Clear Bit Operand	0 -> Doper and Jump Relative to PC							see note 6
JC Jump Relative if Carry	If CF = 1 then Jump Relative to PC	Carry Flag		JC	Roff	40	2 .	2
Flag is Set								
JMP Jump Indirect	DPTR<15:0> + A<7:0> -> PC<15:0>	Prog Indir		JMP	@A+DPTR	73	1	2
JNB Jump Relative if Bit	If Doper = 0 then Jump Relative to PC	Bit Direct		JNB	Baddr,Roff	30	3 .	2
Operand is Clear JNC Jump Relative if Carry	If CF = 0 then Jump Relative to PC	Carry Flag		JNC	Roff	50	2	2
Flag is Clear JNZ Jump Relative if the	If A<7:0> <> 0 then Jump Relative to PC	Accumulator		JNZ	Roff	70	2 .	2
Accumulator is Not Zero	If A<7:0> = 0 then Jump	A = = = = 1 = + = =		7.7	Roff	60	2 2	2
JZ Jump Relative if the Accumulator is Zero	Relative to PC	Accumulator		JZ	-			
LCALL Long (16 bits) Call	PC + 3 -> STACK SP + 2 -> SP Paddr<15:0> -> PC<15:0>	Prog Direct		LCALL	Paddr	12	3 2	2
LJMP Long (16 bits) Absolute Jump	Paddr<15:0> -> PC<15:0>	Prog Direct		LJMP	Paddr	02	2	2
MOV Move Source Operand to	Soper -> DOper	Accumulator	Immediate Direct	MOV MOV	A,#data A,Daddr	74 E5	2 .	1
Destination Operand			Indirect Register	MOV MOV	A,@Ri A,Rn	E6,E7 E8-EF	1	1
		Direct	Accumulator		Daddr,A	F5	2	1
			Immediate Direct	MOV MOV	Daddr,#data Daddr,Daddr	75 85	3 2	2
			Indirect	MOV	Daddr,@Ri	86,87	3 2	2
		Indirect	Register Accumulator	MOV MOV	Daddr,Rn @Ri,A	88-8F F6,F7	2 2	2
		Ind IT ect	Immediate	MOV	@Ri,#data	76,77	2 1 2 2 1 1	1
		Register	Direct Accumulator	MOV MOV	@Ri,Daddr Rn,A	A6,A7 F8-FF	2 2	2
		Regrister	Immediate	MOV	Rn,#data	78-7F	121	1
		Data Ptr	Direct Immediate	MOV MOV	Rn,Daddr DPTR,#data16	A8-AF 90	2 2	2
Move Carry Flag to Bit Destination Operand	CF -> Doper	Bit Direct	Carry Flag	MOV	Baddr, C	92	2 .	2
Move Bit Destination Operand to Carry Flag	Doper -> CF	Carry Flag	Bit Direct	MOV	C,Baddr	A2	2	1 +
MOVC Move byte from Program	PM(DPTR<15:0> + A<7:0>) -> A<7:0>	Accumulator	Prog Ind	MOVC	A,@A+DPTR	93	1	2
Memory to	PM(PC<15:0> + A<7:0>) -> A<7:0>	Accumulator	Prog Ind	MOVC	A,@A+PC	83	1	2
MOVX	Soper -> A	Accumulator	Indirect	MOVX	A,@Ri	E2,E3	1 2	2
Move byte from External Data Memory to the Accumulator				MOVX	A,@DPTR	E0	1	2
Move byte in the	A -> DOper	Indirect	Accumulator		@Ri,A	F2,F3	1 2	2
Accumulator to External Data Memory MUL	A x B -> B,A (See note 7)	AR		MUL	@DPTR,A AB	F0 A4		2 4 0-+
Multiply Accumulator by B Register	A A D A B,A (See Hote 1)	A.D.			שה			
NOP No Operation				NOP		00	1	
ORL	SOper v DOper -> Doper	Direct	Accumulator		Daddr,A	42 43	2 . 3 . 2 . 1 .	1
Logical Inclusive OR of Source Operand with		Accumulator	Immediate Immediate	ORL ORL	Daddr,#data A,#data	44	2	1
Destination Operand			Direct Indirect	ORL ORL	A,Daddr A,@Ri	45 46,47	2	1
			Register	ORL	A, @RT A, Rn	46,47 48-4F	1	1
					_			

Logical Inclusive OR of Source Operand with carry	Soper v CF -> CF	Carry Flag	Bit Direct	ORL	C,Baddr	72	2 2	+
Flag (continued)								
Logical Inclusive OR	~Soper v CF -> CF	Carry Flag	Bit Direct	ORL	C,/Baddr	Α0	2 2	+
Complemented with Carry Flag								
POP	STACK -> Doper	Direct	Stack	POP	Daddr	DO	2 2	2
Pop Stack and Place in	SP -1 -> SP	D11 CC C	Stack	, 0,	Dudui	20	1-1-	
Destination Operand								
PUSH	SP + 1 -> SP	Stack	Direct	PUSH	Daddr	CO	2 2	?
Push Source Operand onto Stack	Soper -> STACK							
RET	STACK -> PC<15:8>			RET		22	12	
Return from Subroutine	SP - 1 -> SP							
	STACK -> PC<7:0>							
	SP - 1 -> SP							
RETI	STACK -> PC<15:8>			RETI		32	12	2
Return from Interrupt	SP - 1 -> SP							
Subroutine	STACK -> PC<7:0>							
	SP - 1 -> SP 0 -> Intr Active Flag							
RL	A<6:0> -> A<7:1>	Accumulator		RL	A	23	1 1	
Rotate Accumulator Left	A<7> -> A<0>							
One Bit							Ш	
RLC Rotate Accumulator Left	A<6:0> -> A<7:1> CF -> A<0>	Accumulator		RLC	Α	22	111	+
One Bit Thru the Carry	CF -> A <u> A<7> -> CF</u>							
Flag	A							
RR	A<7:1> -> A<6:0>	Accumulator		RR	Α	03	1 1	
Rotate Accumulator Right One Bit	A<0> -> A<7>							
RRC	A<7:1> -> A<6:0>	Accumulator		RRC	A	13	1 1	+
Rotate Accumulator Right	CF -> A<7>	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			, ·		- -	1
One Bit Thru the Carry	A<0> -> CF							
Flag	1 -> CF	Cammi		SETB	С	D3	1 1	1
SETB Set Bit Operand	1 -> CF	Carry Flag		SEID	C	υs	1 1	1
See Bre operana	1 -> DOper	Bit Direct		SETB	Baddr	D2	2 1	!
	<u>'</u>						Ш	
Short (8 bits) Relative	Jump Relative to PC			SJMP	Roff	80	2 2	?
Jump								
SUBB	A - Soper - CF -> A	Accumulator	Immediate	SUBB	A,#data	94	2 1	+++
Subtract Operand with	,		Direct	SUBB	A, Daddr	95	2 1 2 1 1 1	
Borrow from the Accumulator			Indirect Register	SUBB SUBB	A,@Ri A,Rn	96,97 98-9F	$\begin{vmatrix} 1 & 1 \\ 1 & 1 \end{vmatrix}$	
SWAP	A<7:4> -> A<3:0>	Accumulator	Register	SWAP	A	C4	111	
Swap Nibbles within the	A<3:0> -> A<7:4>	Accumu ra cor		311711	A		1-1-	
Accumulator							Ш	
XCH	Soper<7:0> -> A<7:0>	Accumulator		XCH	A, Daddr	C5	2 1 1 1	
Exchange bytes of the Accumulator and the	A<7:0> -> Soper<7:0>		Indirect Register	XCH XCH	A,@Ri A,Rn	C6,C7 C8-CF	$\begin{vmatrix} 1 & 1 \\ 1 & 1 \end{vmatrix}$;
Source Operand			Register	XCII	A,Mi	CO C1	1-1-	
XCHD	Soper<3:0> -> A<3:0>	Accumulator	Indirect	XCHD	A,@Ri	D6,D7	1 1	
Exchange the Least Significant Nibble of the	A<3:0> -> Soper<3:0>							
			1					
IACCUMUIATOR AND THE			1					
Accumulator and the Source Operand								
Source Operand XRL	Soper v Doper -> Doper	Direct	Accumulator		Daddr,A	62	2 1	
Source Operand XRL Logical Exclusive OR of	Soper v Doper -> Doper		Immediate	XRL	Daddrʻ,#data	63	2 1	
Source Operand XRL Logical Exclusive OR of Source Operand with	Soper v Doper -> Doper	Direct Accumulator	Immediate Immediate	XRL XRL	Daddrʻ,#data A,#data	63 64	2 1 3 2 2 1 2 1	
Source Operand XRL Logical Exclusive OR of	Soper v Doper -> Doper		Immediate	XRL	Daddrʻ,#data	63	2 1 3 2 2 1 2 1 1 1	

4.3. Notes

- There are 8 possible opcodes. Starting with 11H as the opcode base, the final opcode is formed by placing bits 8, 9 and 10 of the target address in bits 5, 6 and 7 of the opcode. The 8 possible opcodes in hexadecimal are then: 11, 31, 51, 71, 91, B1, D1, F1.
- 2) There are 8 possible opcodes. Starting with 01H as the opcode base, the final opcode is formed by placing bits 8, 9 and 10 of the target address in bits 5, 6 and 7 of the opcode. The 8 possible opcodes in hexadecimal are then: 01, 21, 41, 61, 81, A1, C1, E1.
- 3) The Carry Flag is set if the Destination Operand is less than the Source Operand. Otherwise the Carry Flag is cleared.
- 4) The Carry Flag is set if the BCD result in the Accumulator is greater than decimal 99.
- 5) The Overflow Flag is set if the B Register contains zero (flags a divide by zero operation). Otherwise the Overflow Flag is cleared.
- 6) If any of the condition code flags are specified as the operand of this instruction, they will be reset by the
- 7) Instruction if they were originally set.
- 8) The high byte of the 16-bit product is placed in the B Register, the low byte in Accumulator.

4.4. References

1. Intel Corp., Microcontroller Handbook, 1984.

5. 8051 CROSS ASSEMBLER DIRECTIVES

5.1. Introduction

The 8051 Cross Assembler Directives are used to define symbols, reserve memory space, store values in program memory, select various memory spaces, set the current segment's location counter and identify the end of the source file.

Only one directive per line is allowed, however comments may be included. The remaining part of this chapter details the function of each directive.

5.2. Symbol Definition Directives

EQU Directive

The EQUate directive is used to assign a value to a symbol. It can also be used to specify user defined names for the implicit operand symbols predefined for the Accumulator (i.e., A) and the eight General Purpose Registers (i.e., R0 thru R7).

The format for the EQU directive is: symbol, followed by one or more spaces or tabs, followed by EQU, followed by one or more spaces or tabs,

followed by a number, arithmetic expression, previously defined symbol (no forward references allowed) or one of the allowed implicit operand symbols (e.g., A, R0, R1, R2, R3, R4, R5, R6, R7), followed by an optional comment.

Below are examples of using the EQU Directive:

```
;Symbol equated to a number
;User defined symbol for the implicit operand symbol R7
;COUNTER can now be used wherever it is legal to use R7
TEN
                 EOU
                             10
COUNTER
                             R7
                 EOU
                                           For example the instruction INC R7 could now be written INC COUNTER.
ALSO_TEN
                EOU
                             TEN
                                           Symbol equated to a previously defined
                                           svmbol.
FTVF
                EQU
                             TEN/2
                                          ;Symbol equated to an arithmetic exp.
```

SET Directive

Similar to the EQU directive, the SET directive is used to assign a value or implicit operand to a user defined symbol. The difference however, is that with the EQU directive, a symbol can only be defined once. Any attempt to define the symbol again will cause the Cross Assembler to flag it as an error. On the other hand, with the SET directive, symbols are redefineable. There is no limit to the number of times a symbol can be redefined with the SET directive.

The format for the SET directive is: symbol, followed by one or more spaces or tabs, followed by SET, followed by one or more spaces or tabs, followed by a number, arithmetic expression, previously defined symbol (no forward references allowed) or one of the allowed implicit operand symbols (e.g., A, R0, R1, R2, R3, R4, R5, R6, R7), followed by an optional comment.

Below are examples of using the SET Directive:

```
POINTER SET RO ;Symbol equated to register 0
POINTER SET R1 ;POINTER redefined to register 1
COUNTER SET 1 ;Symbol initialized to 1
COUNTER SET COUNTER+1 ;An incrementing symbol
```

BIT Directive

The BIT Directive assigns an internal bit memory direct address to the symbol. If the numeric value of the address is between 0 and 127 decimal, it is a bit address mapped in the Internal Memory Space. If the numeric value of the address is between 128 and 255, it is an address of a bit located in one of the Special Function Registers. Addresses

greater than 255 are illegal and will be flagged as an error.

The format for the BIT Directive is: symbol, followed by one or more spaces or tabs, followed by BIT, followed by one or more spaces or tabs, followed by a number, arithmetic expression, or previously defined symbol (no forward references allowed), followed by an optional comment.

```
CF BIT OD7H ;The single bit Carry Flag in PSW
OFF_FLAG BIT 6 ;Memory address of single bit flag
ON_FLAG BIT OFF_FLAG+1 ;Next bit is another flag
```

CODE Directive

The CODE Directive assigns an address located in the Program Memory Space to the symbol. The numeric value of the address cannot exceed 65535.

The format for the CODE Directive is: symbol, followed by one or more spaces or tabs, followed by

CODE, followed by one or more spaces or tabs, followed by a number, arithmetic expression, or previously defined symbol (no forward references allowed), followed by an optional comment.

Below are examples of using the CODE Directive:

RESET CODE 0 EXTIO CODE RESET + (1024/16)

DATA Directive

The DATA Directive assigns a directly addressable internal memory address to the symbol. If the numeric value of the address is between 0 and 127 decimal, it is an address of an Internal Data Memory location. If the numeric value of the address is between 128 and 255, it is an address of a Special Function Register. Addresses greater than 255 are illegal and will be flagged as an error.

The format for the DATA Directive is: symbol, followed by one or more spaces or tabs, followed by DATA, followed by one or more spaces or tabs, followed by a number, arithmetic expression, or previously defined symbol (no forward references allowed), followed by an optional comment.

Below are examples of using the DATA Directive:

PSW DATA ODOH ;Defining the Program Status address BUFFER DATA 32 ;Internal Data Memory address FREE_SPAC DATA BUFFER+16 ;Arithmetic expression.

IDATA Directive

IDATA Directive assigns an indirectly addressable internal data memory address to the symbol. The numeric value of the address can be between 0 and 255 decimal. Addresses greater than 255 are illegal and will be flagged as an error.

The format for the IDATA Directive is: symbol, followed by one or more spaces or tabs, followed by

OVVC

IDATA, followed by one or more spaces or tabs, followed by a number, arithmetic expression, or previously defined symbol (no forward references allowed), followed by an optional comment.

Below are examples of using the IDATA Directive:

TOKEN IDATA 60 BYTE_CNT IDATA TOKEN + 1 ADDR IDATA TOKEN + 2

XDATA Directive

The XDATA Directive assigns an address located in the External Data Memory Space to the symbol. The numeric value of the address cannot exceed 65535.

 followed by XDATA, followed by one or more spaces or tabs, followed by a number, arithmetic expression, or previously defined symbol (no forward references allowed), followed by an optional comment.

Below are examples of using the XDATA Directive:

USER_BASE XDATA 2048 HOST_BASE XDATA USER_BASE + 1000H

5.3. Segment Selection Directives

There are five Segment Selection Directives: CSEG, BSEG, DSEG, ISEG, XSEG, one for each of the five memory spaces in the 8051 architecture. The CSEG Directive is used to select the Program Memory Space. The BSEG Directive is used to select the Bit Memory Space. The DSEG Directive is used to select the directly addressable Internal Data Memory Space. The ISEG is used to select the indirectly addressable Internal Data Memory Space.

The XSEG is used to select the External Data Memory Space.

Each segment has its own location counter that is reset to zero during the Cross Assembler program initialization. The contents of the location counter can be overridden by using the optional AT after selecting the segment.

The Program Memory Space, or CSEG, is the default segment and is selected when the Cross Assembler is run.

The format of the Segment Selection Directives are: zero or more spaces or tabs, followed by the Segment Selection Directive, followed by one or more spaces or tabs, followed by the optional segment location counter override AT command and value, followed by an optional comment.

The value of the AT command can be a number, arithmetic expression or previously defined

symbol (forward references are not allowed). Care should be taken to ensure that the location counter does not advance beyond the limit of the selected segment.

Below are examples of the Segment Selection Directives:

```
DSEG ;Select direct data segment using ;current location counter value.

BSEG AT 32 ;Select bit data segment forcing ;location counter to 32 decimal.

XSEG AT (USER_BASE * 5) MOD 16 ;Arithmetic expressions can be ;used to specify location.
```

5.4. Memory Reservation and Storage Directives

DS Directive

The DS Directive is used to reserve space in the currently selected segment in byte units. It can only be used when ISEG, DSEG or XSEG are the currently active segments. The location counter of the segment is advanced by the value of the directive. Care should be taken to ensure that the location counter does not advance beyond the limit of the segment.

The format for the DS Directive is: optional label, followed by one or more spaces or tabs,

followed by DS, followed by one or more spaces or tabs, followed by a number, arithmetic expression, or previously defined symbol (no forward references allowed), followed by an optional comment.

Below is an example of using the DS Directive in the internal Data Segment. If, for example, the Data Segment location counter contained 48 decimal before the example below, it would contain

104 decimal after processing the example.

```
DSEG ;Select the data segment
DS 32 ;Label is optional
SP_BUFFER: DS 16 ;Reserve a buffer for the serial port
IO_BUFFER: DS 8 ;Reserve a buffer for the I/O
```

DBIT Directive

The DBIT Directive is used to reserve bits within the BIT segment. It can only be used when BSEG is the active segment. The location counter of the segment is advanced by the value of the directive. Care should be taken to ensure that the location counter does not advance beyond the limit of the segment.

The format for the DBIT Directive is: optional label, followed by one or more spaces or tabs, followed by DBIT, followed by one or more spaces or tabs, followed by a number, arithmetic expression, or previously defined symbol (no forward references allowed), followed by an optional comment.

```
BSEG ;Select the bit segment

DBIT 16 ;Label is optional

IO_MAP: DBIT 32 ;Reserve a bit buffer for I/O
```

DB Directive

The DB Directive is used to store byte constants in the Program Memory Space. It can only be used when CSEG is the active segment.

The format for the DB Directive is: optional label, followed by one or more spaces or tabs, followed by DB, followed by one or more spaces or tabs, followed by the byte constants that are separated by commas, followed by an optional comment.

The byte constants can be numbers, arithmetic expressions, symbol values or ASCII literals. ASCII literals have to be delimited by apostrophes ('), but they can be strung together up to the length of the line.

Below are examples of using the DB Directive. If an optional label is used, its value will point to the first byte constant listed.

```
COPYRGHT_MSG:
DB '(c) Copyright, 1984' ;ASCII Literal
RUNTIME_CONSTANTS:
DB 127,13,54,0,99 ;Table of constants
MIXED: DB 2*8,'MPG',2*16,'abc' ;Can mix literals & no.
```

DW Directive

The DW Directive is used to store word constants in the Program Memory Space. It can only be used when CSEG is the active segment.

The format for the DW Directive is: optional label, followed by one or more spaces or tabs, followed by DW, followed by one or more spaces or tabs, followed by the word constants that are separated by commas, followed by an optional comment.

The word constants can be numbers, arithmetic expressions, symbol values or ASCII

JUMP_TABLE: DW RESET,START,END
DW TEST,TRUE,FALSE
RADIX: DW 'H',1000H

literals. ASCII literals must be delimited by apostrophes ('), but unlike the DB Directive, only a maximum of two ASCII characters can be strung together. The first character is placed in the high byte of the word and the second character is placed in the low byte. If only one character is enclosed by the apostrophes, a zero will be placed in the high byte of the word.

Below are examples of using the DW Directive. If an optional label is used, its value will point to the high byte of the first word constant listed.

;Table of addresses ;Optional label ;1st byte contains 0 ;2nd byte contains 48H (H) ;3rd byte contains 10H ;4th byte contains 0

5.5. Miscellaneous Directives

ORG Directive

The ORG Directive is used to specify a value for the currently active segment's location counter. It cannot be used to select segments like the directives above. It can only be used within a segment when the location counter needs to be changed. Care should be taken to ensure that the location counter does not advance beyond the limit of the selected segment.

The format of the ORG Directive is: zero or more spaces or tabs, followed by ORG, followed by one or more spaces or tabs, followed by a number, arithmetic expression, or previously defined symbol (no forward references are allowed), followed by an optional comment.

Below are examples of the ORG directive.

ORG 1000H ;Location counter set at 4096 decimal ORG RESET ;Previously defined symbol

USING Directive

The USING Directive is used to specify which of the four General Purpose Register banks is used in the code that follows the directive. It allows the use of the predefined register symbols AR0 thru AR7 instead of the register's direct addresses. It should be noted that the actual register bank switching must still be done in the code. This directive simplifies the direct addressing of a specified register bank.

The format of the USING Directive is: zero or more spaces or tabs, followed by USING, followed by one or more spaces or tabs, followed by a number,

arithmetic expression, or previously defined symbol (no forward references are allowed), followed by an optional comment.

The number, arithmetic expression, or previously defined symbol must result in a number between 0 and 3 in order to specify one of the four register banks in the 8051.

The following table maps the specified value in the USING directive with the direct addresses of the predefined symbols.

Predetined symbol	USING value			
	0	1	2	3
ARO	0	8	16	24
AR1	1	9	17	25
AR2	2	10	18	26
AR3	3	11	19	27
AR4	4	12	20	28
AR5	5	13	21	29
AR6	6	14	22	30
AR7	7	15	23	31

USING 0 USING 1+1+1 ;Select addresses for Bank O ;Arithmetic expressions

END Directive

The END Directive is used to signal the end of the source program to the Cross Assembler. Every source program must have one and only one END Directive. A missing END Directive, as well as text beyond the occurrence of the END Directive are not allowed and will be flagged as errors.

The format of the END Directive is: zero or more spaces or tabs, followed by END, followed by an optional comment. All text must appear in the source program before the occurrence of the END Directive.

Below is an example of the END Directive:

END ;This is the End

5.6. Conditional Assembly Directives

IF, ELSE and ENDIF Directive

The IF, ELSE and ENDIF directives are used to define conditional assembly blocks. A conditional assembly block begins with an IF statement and must end with the ENDIF directive. In between the IF statement and ENDIF directive can be any number of assembly language statements, including directives, controls, instructions, the ELSE directive and nested IF-ENDIF conditional assembly blocks.

The IF statement starts with the keyword IF, followed by one or more spaces or tabs, followed by a number, arithmetic expression, or previously defined symbol (no forward references are allowed), followed by an optional comment. The number, arithmetic expression or symbol is evaluated and if found to be TRUE (non-zero), the assembly language statements are translated up to the next ELSE or ENDIF directives. If the IF statement was evaluated FALSE (zero), the assembly language statements are considered null up to the next ELSE or ENDIF directives.

```
IF (DEBUG)

MOV A,#25

CALL OUTPUT

ENDIF

IF (SMALL_MODEL)

MOV RO,#BUFFER

MOV A,@RO

ELSE

MOV RO,#EXT_BUFFER

MOVX A,@RO

ENDIF
```

The last example shows nested conditional assembly blocks. Conditional assembly blocks can be

If an optional ELSE appears in the conditional assembly block, the assembly language statements following are handled oppositely from the assembly language statements following the IF statement. In other words, if the IF statement was evaluated TRUE, the statements following it are translated, while the statements following the ELSE will be handled as if they were null. On the other hand, if the IF statement was evaluated FALSE, only the assembly language statements following the ELSE directive would be translated.

IF-ELSE-ENDIF conditional assembly blocks can be nested up to 255 levels deep. The following are some examples of conditional assembly blocks. This first conditional assembly block simply checks the symbol DEBUG. If DEBUG is non-zero, the MOV and CALL instructions will be translated by the Cross Assembler.

nested up to 255 levels deep. Every level of nesting must have balanced IF-ENDIF statements.

```
IF (VERSION > 10)
     CALL DOUBLE_PRECISION
     CALL UPDATE_STATUS
    (DEBUG)
     CALL DUMP_REGISTERS
                                   Nested
 ENDIF
                                   Block
                                                     Outer Block
ELSE
     CALL SINGLE_PRECISION
     CALL UPDATE_STATUS
 IF (DEBUG)
     CALL DUMP_REGISTERS
                                    Nested
 ENDIF
                                    Block
ENDIF
```

6. 8051 CROSS ASSEMBLER CONTROLS

6.1. Introduction

Assembler controls are used to control where the Cross Assembler gets its input source file, where it stores the object file, how it formats and where it outputs the listing.

All Assembler controls are prefaced with a dollar sign, (\$). No spaces or tabs are allowed between the dollar sign and the body of the control. Also, only one control per line is permitted. Comments are allowed on the same line as an Assembler control.

There are two types of controls, Primary controls and General controls. Primary controls can be invoked only once per assembly. If an attempt is

made to change a previously invoked primary control, the attempt is ignored. For example, if \$NOPRINT is put on line 1 of the source file and \$PRINT is put on line 2, the \$PRINT control will be ignored and the listing will not be output. General controls can be invoked any number of times in a source program.

There are two legal forms for each Assembler control, the full form and the abbreviated form. The two forms can be used inter-changeable in the source program.

Below is a description of each Assembler control. Assembler controls with common functionality are grouped together.

6.2. Assembler Control Descriptions

\$DATE(date)

Places the ASCII string enclosed by parenthesis in the date field of the page header. The ASCII string can be from 0 to 9 characters long.

CONTROL: \$DATE(date)
ABBREV: \$DA(date)
TYPE: Primary

DEFAULT: No date in page header

EXAMPLES: \$DATE(1-JUL-84)

\$DEBUG(file) \$NODEBUG

These controls determine whether or not a MetaLink Absolute Object Module format file is created. The MetaLink Absolute Object Module format file is used in conjunction with MetaLink's MetaICE series of in-circuit-emulators. Among other advantages, it provides powerful symbolic debug capability in the emulator debug environment. \$NODEBUG specifies that a MetaLink Absolute Object Module file will not be created. \$DEBUG specifies that a MetaLink Absolute Object Module file will be created. The \$DEBUG control allows any

legal file name to be specified as the MetaLink Absolute Object Module filename. If no filename is specified, a default name is used. The default name used for the file is the source file name root with a .DBG extension. If the \$DEBUG control is used, both a MetaLink Absolute Object Module file and a standard Intel Hexadecimal format object file can be generated at the same time. Refer to the \$OBJECT control description later in this chapter for information on controlling the Hexadecimal format object file output.

CONTROL: \$DEBUG(file)

\$NODEBUG

ABBREV: \$DB(file)

\$NODB

DEFAULT: \$NODEBUG

TYPE: Primary

EXAMPLES: \$DB(A:NEWNAME.ICE)

\$NOOBJECT

\$EJECT

Places a form feed (ASCII 0CH) in the listing output. The \$NOPAGING control will override this control.

CONTROL: \$EJECT ABBREV: \$F1

DEFAULT: No form feeds in listing output

TYPE: General EXAMPLES: \$EJECT

\$INCLUDE(file)

Inserts a file in source program as part of the input source program. The file field in this control can be any legal file designator. No extension is assumed, so the whole file name must be specified.

number of files can be included in a source program. Includes can be nested up to 8 level deep. It is important to note that this control inserts files, it does chain concatenate files. not or

CONTROL: \$INCLUDE(file)

ABBREV: \$IC(file)

No file included in source program **DEFAULT:**

TYPF: General

EXAMPLES: \$INCLUDE(B:COMMON.EOU

;Uses default drive \$IC(TABLES.ASM)

\$LIST \$NOLIST

These controls determine whether or not the source program listing is output or not. \$LIST will allow the source program listing to be output.

\$NOLIST stops the source program listing from being output. The \$NOPRINT control overrides the \$LIST control.

CONTROL: \$LIST

\$NOLIST ABBREV: \$LI

\$NOLI **DEFAULT:** \$LIST

General TYPE: **EXAMPLES:** \$NOLIST

;This will cause the included

;file not to be listed \$INCLUDE(COMMON.TBL)

\$LI ;Listing continues

\$MODxx \$MODxxx \$NOMOD

Recognizes predefined special function register symbols in the source program. This saves the user from having to define all the registers in the source program. Appendix B lists the symbols that are defined by these controls. \$NOMOD disables the recognizing function. These controls access a files of the same name that are included with the MetaLink 8051 CROSS ASSEMBLER distribution diskette.

When a \$MOD control is used in a source program, it is important that the \$MOD file be available to the Cross Assembler. The Cross Assembler first looks for the \$MOD file on the default drive, if it isn't found there, the Cross Assembler looks for it on the A: drive.

The components supported by each switch are:

```
8051, 8751, 8031, 80C51, 80C31, 87C51, 9761, 8053
$MOD51:
```

87C452

\$MOD52: 8052, 8032, 8752 \$MOD44:

8044, 8344, 8744 80515, 80535, 80C515, 80C535 \$MOD515:

\$MOD512: 80532

80C537 \$MOD517:

80512, 80512, 80C517, 80C152, 83C152, \$MOD152: 80C157 83C451, \$MOD451: 80C451. 87C451

\$MOD451: \$MOD452: \$MOD752: \$MOD751: 80C452, 83C752, 83C751, 83C452, 87C752 87C751

\$MOD154: 83C514, 80C154. 85C154

87C252, 87C521, 83C252, 80C252, \$MOD252: 80C51FA, 83C51FA, 87C51FA, 83C51FB, 87C51FB

\$MOD521: 80C321, 80C541, 87C541

\$MOD552: 83C552, *87C552*

80C521, 80C552, 80C652, \$MOD652: 83C652 \$MOD851: 80C851, 83C851

ARRREV.

DEFAULT: \$NOMOD TYPE: Primary EXAMPLES: \$MOD51

\$OBJECT(file) \$NOOBJECT

These controls determine whether or not a standard Intel Hexadecimal format object file is created. \$NOOBJECT specifies that an object file will not be created. \$OBJECT specifies that an object file will be created. If other than the default name is to be

used for the object file, the \$OBJECT control allows any legal file name to be specified as the object filename. The default name used for the object file is the source file name root with a .HEX extension.

control is met, or whenever the number of lines output

on the current page exceeds the value specified by

contains source file name, title (if \$TITLE control was

The header line

the \$PAGELENGTH control.

\$OBJECT(file) CONTROL:

\$NOOBJECT

ABBREV: \$0J(file)

\$NOOJ

DEFAULT: \$OBJECT(source.HEX) TYPE:

Primary \$OJ(A:NEWNAME.OBJ) **EXAMPLES:**

\$NOOBJECT

\$PAGING **\$NOPAGING**

These controls specify whether or not the output listing will be broken into pages or will be output as one continuous listing. When the \$NOPAGING control is used, the \$EJECT and \$PAGELENGTH controls are ignored. With the \$PAGING control, a form feed and header line is inserted into the output listing whenever an \$EJECT

used), date (if \$DATE control was used) and page number

CONTROL: **\$PAGING**

\$NOPAGING

ABBREV: \$PI

\$NOPI

DEFAULT: \$PAGING TYPE: Primary **EXAMPLES:** \$PAGING

\$NOPI

\$PAGELENGTH(n)

Sets the maximum number of lines, (n), on a If the maximum is page of the output listing. exceeded, a form feed and page header is inserted in the output listing. This control allows the number of lines per page to be set anywhere between 10 and

255. If the number of lines specified is less than 10, pagelength will be set to 10. If the number of lines specified is greater than 255, pagelength will be set to 255. The \$NOPAGING control will override this control

CONTROL: \$PAGELENGTH(n) ABBREV: \$PL(n) \$PAGELENGTH(60) **DEFAULT:** Primary TYPE:

EXAMPLES: \$PAGELENGTH(48)

\$PAGEWIDTH(n)

Sets the maximum number of characters, (n), on a line of the output listing. This control allows the number of characters per line to be set anywhere between 72 and 132. If the number specified is less than 72, the pagewidth is set at 72. If the number specified is greater than 132, the pagewidth is set at 132. If the pagewidth is specified between 72 and 100 and the line being output exceeds the pagewidth

specification, the line is truncated at the specified pagewidth and a carriage return/line feed pair is inserted in the listing. If the pagewidth is specified to be greater than 100 and the line being output exceed the pagewidth specification, a carriage return/line feed pair is inserted at the specified pagewidth and the line will continue to be listed on the next line beginning 80. at column

CONTROL: \$PAGEWIDTH(n) \$PW(n) ARRREV:

\$PAGEWIDTH(72) **DEFAULT** TYPE: Primary

EXAMPLES: \$PAGEWIDTH(132)

\$PRINT(file) \$NOPRINT

These controls determine whether or not a listing file is created. \$NOPRINT specifies that a listing file will not be created. \$PRINT specifies that an listing file will be created. If other than the default name is to be used for the listing file, the \$PRINT

control allows any legal file name to be specified as the listing filename. The default name used for the listing file is the source file name root with a .LST extension.

CONTROL: \$PRINT(file)

\$NOPRINT

ABBREV: \$PR \$NOPR

DEFAULT: \$PRINT(source.LST)

TYPE: Primary

EXAMPLES: \$PRINT(A:CONTROL.OUT)

\$NOPR

\$SYMBOLS \$NOSYMBOLS

Selects whether or not the symbol table is appended to the listing output. \$SYMBOLS causes the symbol table to be sorted alphabetically by symbol, formatted and output to the listing file. Along with the symbol name, its value and type are output. Values are output in hexadecimal. Types include NUMB (number), ADDR (address), REG (register symbol) and ACC (accumulator symbol). If a symbol was of type ADDR, it segment is also output as either

C (code), D (data) or X (external). Other information listed with the symbols is NOT USED (symbol defined but never referenced), UNDEFINED (symbol referenced but never defined) and REDEFINEABLE (symbol defined using the SET directive). The type and value listed for a REDEFINABLE symbol is that of its last definition in the source program. \$NOSYMBOLS does not output the symbol table.

CONTROL: \$SYMBOLS \$NOSYMBOLS

ABBREV: \$SB \$NOSB DEFAULT: \$SYMBOLS TYPE: Primary EXAMPLES: \$SB

\$NOSYMBOLS

\$TITLE(string)

Places the ASCII string enclosed by the parenthesis in the title field of the page header. The ASCII string can be from 0 to 64 characters long. If the string is greater than 64 characters or if the width

of the page will not support such a long title, the title will be truncated. If parentheses are part of the string, they must be balanced.

CONTROL: \$TITLE(string)
ABBREV: \$TT(string)

DEFAULT: No title in page header

TYPE: Primary

EXAMPLES: \$TITLE(SAMPLE PROGRAM V1.2)

\$TT(METALINK (TM) CROSS ASSEMBLER)

7. 8051 CROSS ASSEMBLER MACRO PROCESSOR

7.1. Introduction

Macros are useful for code that is used repetitively throughout the program. It saves the programmer the time and tedium of having to specify the code every time it is used. The code is written only once in the macro definition and it can be used anywhere in the source program any number of times by simply using the macro name.

Sometimes there is confusion between macros and subroutines. Subroutines are common routines that are written once by the programmer and then accessed by CALLing them. Subroutines are usually used for longer and more complex routines where the call/return overhead can be tolerated. Macros are commonly used for simpler routines or where the speed of in-line code is required.

7.2. Macro Definition

Before a macro can be used, it first must be defined. The macro definition specifies a template that is inserted into the source program whenever the macro name is encountered. Macro definitions can not be nested, but once a macro is defined, it can be used in other macro definitions. Macros used this way can be nested up to nine levels deep.

> name **MACRO** <parameter list>

The name field contains a unique symbol that it used to identify the macro. Whenever that symbol is encountered in the source program, the Cross Assembler will automatically insert the macro body in the source program at that point. The name must be a unique symbol that follows all the rules of symbol formation as outlined in Chapter 2.

The MACRO field of the macro header contains the keyword MACRO. This is used to notify the Cross Assembler that this is the beginning of a macro definition.

The <parameter list> field of the macro header lists anywhere from zero to 16 parameters The macro definition has three parts to it:

- the macro header which specifies the macro name and its parameter list
- the macro body which is the part that is actually 2) inserted into the source program
- the macro terminator.

The macro header has the following form:

that are used in the macro body and are defined at assembly time. The symbols used in the parameter list are only used by the Cross Assembler during the storing of the macro definition. As a result, while symbols used in the parameter list must be unique symbols that follow all the the rules of symbol formation as outlined in Chapter 2, they can be reissued in the parameter list of another macro definition without conflict. Parameter list items are separated from one another by a comma. following are examples of macro definition headers:

MULT_BY_16 **MACRO** (no parameters) DIRECT_ADD **MACRO** DESTINATION, SOURCE (two parameters)

The macro body contains the template that will replace the macro name in the source program. The macro body can contain instructions, directives, conditional assembly statements or controls. As a matter of fact, the macro body can contain any legal Cross Assembler construct as defined in Chapters 2, 4. 5 and 6.

There are two macro definition terminators: ENDM and EXITM. Every macro definition must have

MULT_BY_16		MACRO
RL	Α	;* 2
RL	Α	;* 2 ;* 4 ;* 8 ;* 16
RL	Α	;* 8
RL	Α	;* 16
ENDM		

The following is an example of a macro that adds two numbers together. This could be used by an ENDM at the end of its definition to notify the Cross Assembler that the macro definition is complete. The EXITM terminator is an alternative ending of the macro that is useful with conditional assembly statements. When a EXITM is encountered in a program, all remaining statements (to the ENDM) are ignored.

The following is an example of a macro definition that multiplies the Accumulator by 16:

the programmer to do direct memory to memory adds of external variables (create a virtual instruction).

```
DIRECT_ADDX MACRO DESTINATION, SOURCE (two parameters)

MOV R0, #SOURCE

MOVX A, @R0

MOV R1, A

MOV R0, #DESTINATION

MOVX A, @R0

ADD A, R1

MOVX @R0, A

ENDM
```

A final macro definition example shows the use of the EXITM macro terminator. If CMOS is non-

zero, the MOV and only the MOV instruction will be translated by the Cross Assembler.

```
IDLE MACRO
IF (CMOS)
MOV PCON,#IDL
EXITM
ENDIF
JMP $
ENDM
```

7.3. Special Macro Operators

There are four special macro operators that are defined below:

- % when the PERCENT sign prefaces a symbol in the parameter list, the symbol's value is passed to the macro's body instead of the symbol itself.
- ! when the EXCLAMATION POINT precedes a character, that character is handled as a literal and is passed to the macro body with the EXCLAMATION POINT removed. This is useful when it is necessary to pass a delimiter to the macro body. For example, in the following parameter list, the

second parameter passed to the macro body would be a COMMA (,):

- & when the AMPERSAND is used in the macro body, the symbols on both sides of it are concatenated together and the AMPERSAND is removed.
- ;; when double SEMI-COLONS are used in a macro definition, the comment preceded by the double SEMI_COLONS will not be saved and thus will not appear in the listing whenever the macro is invoked. Using the double SEMI-COLONS lowers the memory requirement in storing the macro definitions and should be used whenever possible.

7.4. Using Macros

This section section discusses several situations that arise using macros and how to handle them. In general the discussion uses examples to get the point across. First the macro definition is listed,

then the source line program that will invoke the macro and finally how the macro was expanded by the Cross Assembler.

NESTING MACROS

The following shows a macro nested to a depth of three. Remember, definitions cannot be

nested. Macros must be defined before they are used in other macro definitions.

```
;MACRO DEFINITIONS
GET_EXT_BYTE
                 MACRO
                            EXT_ADDR
           RO,#EXT_ADDR
    MOV
    MOVX
           A, @RO
FNDM
ADD_EXT_BYTES
                 MACRO
                            EXT_DEST, EXT_SRC
    GET_EXT_BYTE
                      EXT_DEST
    MOV
           R1,A
    GET_EXT_BYTE
                      EXT_SRC
    ADD
           A,R1
FNDM
ADD_DIRECT_BYTES MACRO
                            DESTINATION, SOURCE
    IF (SMALL_MODEL)
               A, SOURCE
        MOV
        ADD
               A.DESTINATION
               DESTINATION
        MOV
```

```
ADD_EXT_BYTES
                                DESTINATION, SOURCE
                   @RO.A
          MOVX
     ENDIF
ENDM
;USAGE IN PROGRAM
ADD_DIRECT_BYTES
                                127,128
;TRANSLATED MACRO
                                                        127,128
                 30 +1 ADD_DIRECT_BYTES
                31 +1
                              IF (SMALL_MODEL)
                32 +1
                                     MOV
                                              A,128
                                              A,127
127
                 33 +1
                                     ADD
                34 +1
35 +1
36 +2
37 +3
38 +3
39 +3
40 +2
41 +3
42 +3
                                     MOV
                              ELSE
                                                       127,128
                                    ADD_EXT_BYTES
                                    GET_EXT_BYTE
                                                       127
0100 787F
                                             RO,#127
                                    MOV
0102 E2
                                    MOVX
                                             A, @RO
0103 F9
                                    MOV
                                             R1.A
                41
42
43
                                                       128
                                    GET_EXT_BYTE
0104 7880
0106 E2
0107 29
                                             RO,#128
                                    MOV
                    +3
+2
                                    MOVX
                                             A, @RO
                 44
                                    ADD
                                             A,R1
                    +1
0108 F2
                 45
                                    MOVX
                                             @RO,A
                 46
                              ENDIF
                    +1
                 48
```

Two things should be pointed out from the above example. First, the order of the parameter list is important. You must maintain the the order of parameters from the macro definition if the Cross Assembler is to translate the macro correctly.

Secondly, in order to pass parameters to nested macros, simply use the same parameter symbol in the parameter list of the definition. For example, the parameter DESTINATION was passed properly to the nested macros ADD_EXT_BYTES and GET_EXT_BYTE. This occurred because in the macro definition of ADD_DIRECT_BYTES, the parameter DESTINATION was specified in the parameter lists of both ADD_EXT_BYTES and GET_EXT_BYTE.

LABELS IN MACROS

ELSE

You have two choices for specifying labels in a macro body. A label can either be passed to the

body as a parameter or it can be generated within the body. The following example shows both ways.

;MACRO DEFINITION

```
LABEL, LABEL_SUFFIX, COUNTER, N
MULTIPLE_SHIFT
                      MACRO
                                COUNTER+1
                                              ;INCREMENT SUFFIX FOR NEXT USAGE
            COUNTER
                        SET
I ARFI:
                        MOV
                                RO,#N
SHIFT&LABEL_SUFFIX:
                        RL
                        DJNZ
                                RO, SHIFT&LABEL_SUFFIX
ENDM
;USAGE IN PROGRAM
MULTIPLE_SHIFT
                  LOOP_SHIFT, %COUNT, COUNT, 4
;TRANSLATED MACRO
             15 +1
                                        LOOP_SHIFT, %COUNT, COUNT, 4
                      MULTIPLE_SHIFT
0006
             16 +1
                          COUNT
                                    SET
                                            COUNT+1
             17 +1
             18 +1
0100 7804
                      LOOP_SHIFT:
                                            RO,#4
                                    MOV
0102 23
             19 +1
                      SHIFT5:
                                    RΙ
             20
22
                                             RO,SHIFT5
0103 D8FD
                                    D1N7
                +1
```

Points to note in the above example:

- the double semi-colon caused the comment not to be listed in the translated macro;
- the percent sign caused the value of COUNT (in this case the value 5) to be passed to the macro body instead of the symbol;
- 3) the ampersand allowed two symbols to be concatenated to form the label SHIFT5.

8. 8051 CROSS ASSEMBLER ERROR CODES

8.1. Introduction

When the Cross Assembler encounters an error in the source program, it will emit an error message in the listing file. If the \$NOPRINT control has been invoked, the error message will be output to the screen.

There are basically two types of errors that are encountered by the Cross Assembler, translation errors and I/O errors. I/O errors are usually fatal errors. However, whenever an error is detected, the Cross Assembler makes every effort possible to continue with the assembly.

FATAL ERROR opening <filename>

where <filename> would be replaced with the file designator initially entered or read from the source program. The cause of this error is usually obvious,

FATAL ERROR writing to <type> file

where <type> would be replaced with either "listing" or "object". The cause of this error is usually either a write protected disk or a full disk.

Translation error reports contain at least three lines. The first line is the source line in which the error was detected, the second line is a pointer to the

If it is possible to recover from the error and continue assembling, the Cross Assembler will report the error, use a default condition and continue on its way. However, when a fatal error is encountered, it is impossible for the Cross Assembler to proceed. In this case, the Cross Assembler reports the error and then aborts the assembly process.

Fatal I/O error messages are displayed on the screen and are of the form:

typically a typographical error or the wrong drive specification. Another fatal I/O error message is:

character, symbol, expression or line that caused the error. The final line is the error message itself. There may be more than one error message, depending on the number of errors in the source line. An example of a source line with two errors in it follows:

0100 2323 26 START: MOV AB,@35

ERROR #20: Illegal operand ERROR #20: Illegal operand

The errors are pointed out by the up-arrows (^). For every up-arrow there will be an error message. Errors are ordered left to right, so the first error message corresponds to the left-most up-arrow and so on. The error message includes an error number and an description of the error. The error

ASSEMBLY COMPLETE, nn ERRORS FOUND

If it was an error free assembly, in place of the "nn" above the word "NO" will be output. However, if errors were encountered during the assembly process, the "nn" will be replaced with the number of

> ERROR SUMMARY: Line #26, ERROR #20: Illegal operand Line #26, ERROR #20: Illegal operand

The same error message that occurred after the source line appears again prefaced by the source

number can be used as an index to the more detailed error explanations that follow in this chapter.

After the Cross Assembler has completed its translation process, it will print an assembly complete message:

errors that were found (up to a maximum of 50). In thiscase, an error summary will follow in the listing file with all the errors that were reported during the assembly. An error summary looks like the following:

line number to aid in tracking down the error in the source listing.

8.2. Explanation of Error Messages

ERROR #1: Illegal character

This error occurs when the Cross Assembler encounters a character that is not part of its legal character set. The Cross Assembler character set can be found in Appendix D.

ERROR #2: Undefined symbol

This error occurs when the Cross Assembler tries to use a symbol that hasn't been defined. The two most common reasons for this error are typographical errors and forward references.

ERROR #3: Duplicate symbol

This error occurs when a previously defined symbol or a reserved symbol is attempted to be defined again. Refer to Appendix C for the reserved words. Also inspect the symbol in the symbol table listing. If the symbol doesn't appear there, you are using a reserved word. If the symbol does appear, its original definition will be listed.

ERROR #4: Illegal digit for radix.

A digit was encountered that is not part of the legal digits for the radix specified. Chapter 2 lists the legal digits for each radix available. Often this error occurs because a symbol was started with a number instead of a letter, question mark, or underscore.

ERROR #5: Number too large

The number specified, or the returned value of the expression, exceeds 16-bit precision. The largest value allowed is 65,535.

ERROR #6: Missing END directive

The source program must end with one and only one END directive. The END is placed after all the assembly line statements.

ERROR #7: Illegal opcode/directive after label

The symbol after a label is not an opcode nor a directive that allows labels. The only thing permitted on a line after a label is an instruction, the DS, DB or DW directives, or a comment. If none of these are found, this error will be reported.

ERROR #8: Illegal assembly line

The assembly line doesn't begin with a symbol, label, instruction mnemonic, control, directive, comment or null line. No attempt is made to translate such a line.

ERROR #9: Text beyond END directive

The END directive must be the last line of the source program. Any text beyond the END line will cause this error. Any such text is ignore. Text here is defined as any printable ASCII characters.

ERROR #10: Illegal or missing expression

A number, symbol or arithmetic expression was expected, but it was either found to be missing or the Cross Assembler was unable to evaluate it properly.

ERROR #11: Illegal or missing expression operator

An arithmetic operator was expected but it is either missing or it is not one of the legal operators specified in Chapter 2.

ERROR #12: Unbalanced parentheses

In evaluating an expression, the parentheses in the expression were found not to balance.

ERROR #13: Illegal or missing expression value

In evaluating an expression, the Cross Assembler expected to find either a number or a symbol, but it was either missing or illegal.

ERROR #14: Illegal literal expression

This error occurs when a null ASCII literal string is found. A null ASCII literal is nothing more than two apostrophes together (") and is illegal.

ERROR #15: Expression stack overflow

The expression stack has a depth of 32 values. The expression being evaluated exceeds this depth. This is a very rare error. However, if you ever get it, divide the expression into two or more expressions using the EQU directive.

ERROR #16: Division by zero

The expression being evaluated includes an attempt to divide by zero.

ERROR #17: Illegal bit designator

A bit designator address was specified in the source program and it points to an illegal bit address. A bit designator contains a byte address, followed by a PERIOD, followed by the bit index into the byte address (e.g., ACC.7) as discussed in Chapter 2. This error can occur for one of two reasons. First, if the number or a symbol that is used to specify the byte address part of the bit designator is not a legal bit addressable address, ERROR #17 will occur. Second, if the bit index into the byte address exceeds the number 7, again ERROR #17 will be output.

ERROR #18: Target address exceeds relative address range

A Program Counter relative jump instruction (e.g., SJMP, JZ, JNC, etc.) was decoded with the target address of the jump exceeding the maximum possible forward jump of 127 bytes or the maximum possible backward jump of 128 bytes.

ERROR #20: Illegal operand

The operand specified is not a legal operand for the instruction. Review the legal operands allowed for the instruction.

ERROR #21: Illegal indirect register

R0 and R1 are the only primary legal indirect register. This error occurs when the indirect addressing mode designator (@) is not followed by either R0, R1 or symbols that were defined to be equivalent to either R0 or R1. This error can also occur in the MOVC A,@A+DPTR, MOVC A,@A+PC, MOVX A,@DPTR, MOVX @DPTR,A and the JMP @A+DPTR instructions if the operands after the indirect addressing mode designator (@) aren't specified properly.

ERROR #22: Missing operand delimiter

A COMMA operand delimiter is missing from the operand fields of the instruction.

ERROR #23: Illegal or missing directive

This error occurs when the Cross Assembler cannot find a legal directive. The most common cause of this error is due to leaving the COLON off a label. As a result, the following opcode mnemonic is attempted to be decoded as a directive.

ERROR #24: Attempting to EQUate a previously SET symbol

Once a symbol is defined using the SET directive, it cannot be later redefined using the EQU directive.

ERROR #25: Attempting to SET a previously EQUated symbol

Once a symbol is defined using the EQU directive, it cannot be redefined. If you want the symbol to be redefineable, use the SET directive.

ERROR #26: Illegal SET/EQU expression

The expression following the SET or EQU directive is illegal. This typically occurs when an attempt is made to define a symbol to be equivalent to an implicit register other than A, R0, R1, R2, R3, R4, R5, R6 or R7.

ERROR #27: Illegal expression with forward reference

This error occurs when an expression contains a symbol that hasn't been defined yet. Move the symbol definition earlier in the source file.

ERROR #28: Address exceeds segment range

The address specified exceeds 255 and you are in the DSEG, BSEG, or ISEG.

ERROR #29: Expecting an EOL or COMMENT

The Cross Assembler has completed processing a legal assembly language line and expected the line to be terminated with either a COMMENT or a carriage return/line feed pair.

ERROR #30: Illegal directive with current active segment

The specified directive is not legal in the active segment. This can happen by trying to use the DBIT directive in other than the BSEG, or using the DS directive in the BSEG.

ERROR #31: Only two character string allowed

This error occurs using the DW directive. The maximum ASCII literal allowed in a DW specification is a two character string.

ERROR #32: Byte definition exceeds 255

This error occurs using the DB directive. The value specified in the DB specification cannot fit into a byte.

ERROR #33: Premature end of string

An ASCII literal string was not terminated properly with an apostrophe.

ERROR #34: Illegal register bank number

This error occurs when the number specified with the USING directive exceed 3. Legal register bank numbers are: 0, 1, 2, 3.

ERROR #35: Include file nesting exceeds 8

The maximum number of nested include files is eight. You will get this error if you exceed this limit.

ERROR #36: Illegal or missing argument

This error occurs when the syntax of a Cross Assembler control requires an argument and it was either incorrectly specified or is missing all together.

ERROR #37: Illegal control statement

The Cross Assembler doesn't recognize the specified control. The legal controls are detailed in Chapter 6.

ERROR #38: Unable to open file

The Cross Assembler is unable to open the file as specified. This is a fatal error which will abort the assembly process.

ERROR #39: Illegal file specification

The file specification is not a legal file designator. Refer to your DOS manual for a description of legal file designators. This is a fatal error which will abort the assembly process.

ERROR #40: Program synchronization error

This error occurs when the Cross Assembler is generating the object hex file and finds that the code segment location counter is not advancing properly. There are two cases where this can happen. First, if the source program uses ORG directives and they are not placed in ascending order. Second, if a generic CALL or JMP is made to a forward reference that is actually defined later in the program to be a backward reference. For example, the following code sequence will cause this error due to the second reason:

BACK_REF: NOP

CALL FORWARD_REF

FORWARD_REF EQU BACK_REF

During the first pass, the generic CALL will be replaced with a 3-byte LCALL instruction. During the second pass, the generic CALL will be replaced with a 2-byte ACALL instruction. To prevent this kind of problem, use the generic CALLs and JMPs with labeled targets, not EQU or SET defined symbols.

ERROR #41: Insufficient memory

This error occurs when there isn't enough memory to hold all the symbols that have been generated by the source program. If you have 96 Kbytes or more of RAM this will be a very rare error. Only a massive source program or numerous large macros could potentially cause this error. However, if this error does occur, your best bet is to either buy more memory or to break up your program into smaller pieces and share common symbols with a common \$INCLUDE file.

ERROR #42: More errors detected, not listed

The internal error buffer can hold 50 errors. If more than 50 errors occur, only the first 50 will be reported.

ERROR #43: ENDIF without IF

The terminator of a conditional assembly block (ENDIF) was recognized without seeing a matching IF.

ERROR #44: Missing ENDIF

A conditional assembly block was begun with an IF statement, but no matching ENDIF was detected.

ERROR #45: Illegal or missing macro name

The MACRO keyword was recognized, but the symbol that is supposed to precede the MACRO keyword was missing, an illegal symbol or a duplicate symbol.

ERROR #46: Macro nesting too deep

Macros can be nested to a depth of 9 levels. Exceeding this limit will cause this error.

ERROR #47: Number of parameters doesn't match definition

In attempting to use a macro, the number of parameters in the parameter list does not equal the number of parameters specified in the macro definition. They must match.

ERROR #48: Illegal parameter specification

This error typically occurs when a previously defined symbol is used in the parameter list of the macro definition.

ERROR #49: Too many parameters

The maximum number of parameters in a macro parameter list is sixteen. This error occurs when you exceed that limit.

ERROR #50: Line exceeds 255 characters

The maximum length of a source line is 255 characters. If a carriage return/line feed pair is not detected in the first 256 characters of a line, this error is reported and the line is truncated at 255 characters.

APPENDIX A

SAMPLE PROGRAM AND LISTING

A.1 Source File

```
8-bit by 8-bit signed multiply--byte signed multiply
       This routine takes the signed byte in multiplicand and
       multiplies it by the signed byte in multiplier and places the signed 16-bit product in product_high and product_low.
       This routine assumes 2s complement representation of signed numbers. The maximum numbers possible are then -128 and +127. Multiplying the possible maximum numbers together easily fits into a 16-bit product, so no overflow test is
       done on the answer.
       Registers altered by routine: A, B, PSW.
   Primary controls
$MOD51
$TITLE(BYTE SIGNED MULTIPLY)
$DATE(JUL-30-84)
$PAGEWIDTH(132)
$OBJECT(B:BMULB.OBJ)
    Variable declarations
sign_flag BIT multiplier DATA
                                                  ;sign of product
;8-bit multiplier
                           0F0H
                           030н
                                                  ;8-bit multiplicand
;high byte of 16-bit answer
                                      031H
multiplicand
                           DATA
product_high
                           DATA
                                       032н
product_low
                                       033H
                                                  ;low byte of answer
                           DATA
ÓRG
           100H
                                        ;arbitrary start
byte_signed_multiply:
CLR sign_flag
                                        ;reset sign
                 A,multiplier
                                        ;put multiplier in accumulator
     MOV
                                        ;test sign bit of multiplier
      JNB
                 ACC.7, positive
                                        ;negative--complement and
      CPL
                                        ;add 1 to convert to positive
;and set sign flag
      TNC
      SETB
                 sign_flag
positive:
                                        ;put multiplicand in B register ;test sign bit of multiplicand
     MOV
                 B, multiplicand
                 B.7, multiply
B,#0FFh
      7NB
     XRL
                                        ;negative--complement and
                                        ;add 1 to convert to positive
;complement sign flag
      INC
      CPL
                 sign_flag
multiply:
                                        ;do unsigned multiplication
     MUL
                 AΒ
sign_test:
                                        rigned_exit ; if positive, done ; else have to complement both ; bytes of the product and inc ; add here because inc doesn't
                 sign_flag,byte_signed_exit
      JNB
                 B,#OFFh
     XRI
      CPL
                 Α
                 A,#1
     ADD
                 byte_signed_exit
                                        ;set the carry flag;if add overflowed A, inc the high byte
      JNC
      INC
byte_signed_exit:
     MOV
                 product_high,B
                                      ;save the answer
                 product_low, A
     MOV
      RET
                                        ;and return
END
```

A.2. Source File Listing

```
BMULB
                BYTE SIGNED MULTIPLY
                   2
3
                                8-bit by 8-bit signed multiply--byte signed multiply
                                This routine takes the signed byte in multiplicand and multiplies it by the signed byte in multiplier and places the signed 16-bit product in prod_high and prod_low.
                   4
                   5
                   6
                   7
                   8
                                This routine assumes 2s complement representation of signed
                                numbers. The maximum numbers possible is then -128 and +127. Multiplying the possible maximum numbers together easily fits in a 16-bit product, so no overflow test is done.
                   9
                 10
                 11
                 12
                 13
                                Registers altered by routine: A, B, PSW.
                 14
                 <u>1</u>5
                 16
                                Primary controls
                          $MOD51
                 17
                 18
                         $TITLE(BYTE SIGNED MULTIPLY)
                 19
                         $DATE(JUL-30-84)
                 20
                         $PAGEWIDTH(132)
                 21
22
23
                         $OBJECT(B:BMULB.OBJ)
                 24
25
                             Variable declarations
                 26
27
                                                                               ;sign of product
00F0
                                                          0F0H
                         sign_flag
                                               BTT
0030
                         multiplier
                                               DATA
                                                          030H
                                                                               ;8-bit multiplier
0031
                 <u>-</u>.
                         multiplicand
                                                          031H
                                                                               ;8-bit multiplicand
                                               DATA
                                                                               ;high byte of 16-bit
                 29
                         product_high
0032
                                               DATA
                                                          032H
                 30
                                                                               ;low byte of answer
0033
                                                          033H
                         product_low
                                               DATA
                 31
                 32
                 33
0100
                 34
                                    ORG
                                               100H
                                                                               ;arbitrary start
                 35
0100
                 36
                         byte_signed_multiply:
                                               sign_flag
A,multiplier
                                                                     ;reset sign
0100 C2F0
                 37
                                    CLR
                                                                     ;put multiplier in accumulator
0102 E530
                 38
                                    MOV
0102 E330
0104 30E704
0107 F4
0108 04
                 39
                                                                     test sign bit of multiplier;
                                    7NB
                                               ACC.7, positive
                 40
                                                                     ;negative--complement and
                                    CPL
                 41
                                    INC
                                                                     ;add 1 to convert to positive
0109 D2F0
                 42
                                    SETB
                                               sign_flag
                                                                     and set sign flag
                 43
010B 8531F0
010E 30F707
                         positive: MOV
                                                                    ;put multiplicand in B register
;test sign bit of multiplicand
                 44
                                               B, multiplicand
                 45
                                               B.7, multiply
                                    JNB
                                               B,#OFFh
0111 63F0FF
                 46
                                    XRL
                                                                     ;negative--complement and
                                                                    ;add 1 to convert to positive
;complement sign flag
0114 05F0
                 47
                                    INC
                                               В
0116 B2F0
                 48
                                               sign_flag
                                    CPI
                 49
0118 A4
                 50
                         multiply: MUL
                                                                    ;do unsigned multiplication
                                               AΒ
                 51
0119 30F00A
011C 63F0FF
011F F4
0120 2401
0122 5002
0124 05F0
                                               sign_flag,byte_signed_exit
                 52
                         sign_test:JNB
                                               в,#0FFh
                                                                    ;else have to complement both
                 53
                                    XRL
                 54
55
                                                                    ;bytes of the product and inc
;need add here because inc doesn't
                                    CPL
                                               Α
                                               A,#1
                                    ADD
                 56
                                    JNC
                                               byte_signed_exit; the carry flag
                 57
                                                                    ;if add overflowed A, inc
                                    INC
                 58
                 59
                         byte_signed_exit:
0126
0126 85F032
                                               product_high,B
                 60
                                    MOV
                                                                   ;save the answer
0129 F533
                 61
                                    MOV
                                               product_low, A
                 62
012B 22
                 63
                                    RFT
                                                                    ;and return
                 64
                                    FND
```

APPENDIX B

PRE-DEFINED BYTE AND BIT ADDRESSES

B.1. Pre-defined Byte Addresses

PO SP DPL DPH	DATA DATA DATA DATA	080H 081H 082H 083H	;PORT 0 ;STACK POINTER ;DATA POINTER - LOW BYTE ;DATA POINTER - HIGH BYTE
for the and applications of the applications o	80C321/800 DATA DATA DATA 83C152/800	<u>С521</u> 084н 085н 086н <u>С152</u>	;DATA POINTER LOW 1 ;DATA POINTER HIGH 1 ;DATA POINTER SELECTION
GMOD TFIFO <u>for the</u> 8	DATA DATA 80C517/80		;GSC MODE ;GSC TRANSMIT BUFFER
WDTREL *****	DATA *****	086H *****	;WATCHDOG TIMER RELOAD REG ****************
PCON TCON TMOD TLO TL1	DATA DATA DATA DATA DATA	087H 088H 089H 08AH 08BH	;POWER CONTROL ;TIMER CONTROL ;TIMER MODE ;TIMER 0 - LOW BYTE ;TIMER 1 - LOW BYTE

RTL	83C751/830 DATA ******	08вн	;TIMER 0 - LOW BYTE RELOAD
TH0 TH1	DATA DATA	08СН 08DH	;TIMER 0 - HIGH BYTE ;TIMER 1 - HIGH BYTE
	****** 83C751/83		*********
RTH for the 8	DATA	08DH	;TIMER 0 - HIGH BYTE RELOAD
PWM	DATA	08EH *****	;PULSE WIDTH MODULATION
P1	DATA	090н	;PORT 1

P5	83C152/80 DATA	091н	; PORT 5
DCON0 DCON1	DATA DATA	092н 093н	;DMA CONTROL 0 ;DMA CONTROL 1
BAUD ADRO	DATA DATA	094н 095н	;GSC BAUD RATE ;GSC MATCH ADDRESS 0
for the a	80C452/83 DATA	<u>C452</u> 092н	;DMA CONTROL 0
DCON1	DATA 80C517/80	093н	;DMA CONTROL 1
			;DATA POINTER SELECT REGISTER
SCON	DATA	098н	;SERIAL PORT CONTROL
SBUF	DATA	099н	;SERIAL PORT BUFFER
	****** 83C751/83		************
I2CON I2DAT for the 8	DATA DATA 80C517/80	098н 099н С537	;I2C CONTROL ;I2C DATA
IEN2 S1CON	DATA DATA	09AH 09BH	;INTERRUPT ENABLE REGISTER 2 ;SERIAL PORT CONTROL 1
S1BUF	DATA	09СН	;SERIAL PORT BUFFER 1
\$1REL ******	DATA *****	09DH *****	;SERIAL RELOAD REG 1 ***************
P2 IE	DATA DATA	0a0н 0a8н	;PORT 2 ;INTERRUPT ENABLE

```
************
for the 80C51FA/83C51FA(83C252/80C252)
                      0A9H ;SLAVE INDIVIDUAL ADDRESS
and 80C517/80C537
SADDR
           DATA
for the 80515/80535
                                   ;INTERRUPT PRIORITY REGISTER 0
TPO
                       0А9Н
           DATA
for
         80C321/
                       0А9Н
WDS
           DATA
                                   ;WATCHDOG SELECTION
WDK
           DATA
                       0AAH
                                   ;WATCHDOG KEY
for the 83C152/80C152
                       0<sub>A</sub>1<sub>H</sub>
                                   ; PORT 6
P6
           DATA
SARL0
           DATA
                       0A2H
                                   ;DMA SOURCE ADDR. 0 (LOW)
SARH0
           DATA
                       0A3H
                                   ;DMA SOURCE ADDR. 0 (HIGH)
                                  ;GSC INTERFRAME SPACING
;GSC MATCH ADDRESS 1
IFS
           DATA
                       0A4H
ADR1
           DATA
                       0A5H
; DMA SOURCE ADDR. 0 (LOW)
SARH0
                       0A3H
                                   ;DMA SOURCE ADDR. 0 (HIGH)
           DATA
for the 80C552/83C552
CML0 DATA
                       <u>0</u>А9Н
                                   ;COMPARE 0 - LOW BYTE
                                   ; COMPARE 1 - LOW BYTE
CML1
           DATA
                       0AAH
                                             2 - LOW BYTE
CML2
           DATA
                       0ABH
                                   ; COMPARE
CTL0
           DATA
                       0ACH
                                   ;CAPTURE 0 - LOW BYTE
                                   ;CAPTURE 1 - LOW BYTE
;CAPTURE 2 - LOW BYTE
CTL1
           DATA
                       0ADH
CTL2
           DATA
                       OAFH
                                   ;CAPTURE 3 - LOW BYTE
********
CTL3
                       OAFH
           DATA
Р3
           DATA
                       0в0н
                                  ; PORT 3
************
for the 83C152/80C152
SARL1
           DATA
                       0в2н
                                   ;DMA SOURCE ADDR. 1 (LOW)
                                  ; DMA SOURCE ADDR. 1 (HIGH)
;GSC SLOT TIME
;GSC MATCH ADDRESS 2
SARH1
           DATA
                       0B3H
                       OR4H
SLOTTM
           DATA
                       0B5H
ADR2
           DATA
for the 80C452/83C452
SARL1 DATA 0
                       0в2н
                                   ;DMA SOURCE ADDR. 1 (LOW)
                       OB3H ; DMA SOURCE ADDR. 1 (HIGH)
SARH1
           DATA
                                                                DATA
                       0в8н
                                  ;INTERRUPT PRIORITY
***********
for the 80C51FA/83C51FA(83C252/80C252)
                      0B9H ;SLAVE ADDRESS ENABLE and 80C517/80C537
SADEN
           DATA
         80515/80535
for the
                                   ; INTERRUPT PRIORITY REGISTER 1
           DATA
                       0в9н
                                   ;INTERRUPT REQUEST CONTROL
;COMPARE/CAPTURE ENABLE
IRCON
           DATA
                       0С0Н
                       0C1H
CCEN
           DATA
CCL1
           DATA
                       0C2H
                                   ; COMPARE/CAPTURE REGISTER 1
                                                                    - LOW BYTE
CCH1
           DATA
                       0C3H
                                   ; COMPARE/CAPTURE REGISTER 1
                                                                    - HIGH BYTE
                                   ;COMPARE/CAPTURE REGISTER 2
                       0C4H
                                                                    - LOW BYTE
CCL2
           DATA
                                   ;COMPARE/CAPTURE REGISTER 2;COMPARE/CAPTURE REGISTER 3
ССН2
                       0C5H
                                                                    - HIGH BYTE
           DATA
                       0С6Н
CCL3
           DATA
                                                                    - LOW BYTE
                                   ; COMPARE/CAPTURE REGISTER 3
ссн3
           DATA
                       0C7H
                                                                    - HIGH BYTE
                                   ;TIMER 2 CONTROL
;COMPARE/RELOAD/CAPTURE - LOW BYTE
T2CON
           DATA
                       0C8H
                       0CAH
CRCL
           DATA
                                  ;COMPARE/RELOAD/CAPTURE - HIGH BYTE
;TIMER 2 - LOW BYTE
;TIMER 2 - HIGH BYTE
                       0СВН
           DATA
CRCH
TL2
                       0ссн
           DATA
TH2
           DATA
                       0CDH
for the 80C517/80C537
CC4EN
                       0С9н
                                   ; COMPARE/CAPTURE 4 ENABLE
           DATA
                                   ;COMPARE/CAPTURE REGISTER 4
;COMPARE/CAPTURE REGISTER 4
CCL4
                                                                    - LOW BYTE
                       0CFH
           DATA
                                                                    - HIGH BYTE
CCH4
           DATA
                       0CFH
for the RUPI-44
STS
           DATA
                       0C8H
                                   ;SIU STATUS REGISTER
                       0С9Н
                                   ;SERIAL MODE
SMD
           DATA
                                   ;RECEIVE CONTROL BYTE
;RECEIVE BUFFER LENGTH
                       0CAH
RCR
           DATA
                       0СВН
RBL
           DATA
RBS
           DATA
                       0ССН
                                   ; RECEIVE BUFFER START
                                   RECEIVE FIELD LENGTH
RFL
           DATA
                       0CDH
STAD
                       0CEH
                                   STATION ADDRESS
           DATA
                      OCFH ;DMA COUNT
80C51FA/83C51FA(83C252/80C252), 80C154/83C154
DMA_CNT
           DATA
for the 8052/8032
T2CON
           DATA
                       0С8Н
                                   ;TIMER 2
                                             CONTROL
         80C51FA
                                   /80c252)
for the
                      51FA(830
T2MOD
           DATA
                       0С9Н
                                   ;TIMER 2 MODE CONTROL
                      80C51FA/83C51FA(83C252/80C252), 80C154/83C154
0CAH ;TIMER 2 CAPTURE REGISTER, LOW BYTE
0CBH ;TIMER 2 CAPTURE REGISTER, HIGH BYTE
0CCH ;TIMER 2 - LOW BYTE
for the 8052/8032
RCAP2L
           DATA
RCAP2H
           DATA
TL2
           DATA
```

```
DATA
                                 ;TIMER 2 - HIGH BYTE
for the 83C152/80C152
                      0с0н
           DATA
                                 ; PORT 4
DARLO
           DATA
                      0C2H
                                 ;DMA DESTINATION ADDR. 0 (LOW)
                      0С3Н
                                 ;DMA DESTINATION ADDR. 0 (HIGH)
DARHO
           DATA
BKOFF
           DATA
                      0C4H
                                 ;GSC BACKOFF TIMER
                                 GSC MATCH ADDRESS 3
ADR3
           DATA
                      0C5H
                                 ;INTERRUPT ENABLE REGISTER 1
IEN1
           DATA
                      0C8H
for the 80C452/83C452
                      0с0н
                                 ; PORT 4
P4
           DATA
DARL0
           DATA
                      0C2H
                                 ;DMA DESTINATION ADDR. 0 (LOW)
DARHO
           DATA
                      0C3H
                                 ;DMA DESTINATION ADDR. 0 (HIGH)
for the 80C451/83C451
                      0с0н
                                 :PORT 4
           DATA
P5
                                 ; PORT 5
           DATA
                      0C8H
    the 80512/80532
for
IRCON
           DATA
                      0C0H
                                 ;INTERRUPT REQUEST CONTROL
for the 80C552/83C55
                      0с0н
                                 ; PORT 4
           DATA
                                 ; PORT 5
P5
                      0C4H
           DATA
ADCON
           DATA
                      0C5H
                                 ;A/D CONVERTER CONTROL
ADCH
           DATA
                      0С6Н
                                 ;A/D CONVERTER HIGH BYTE
                                 ;T2 INTERRUPT FLAGS
TM2IR
           DATA
                      0C8H
CMHO
           DATA
                      0С9Н
                                 COMPARE 0 - HIGH BYTE
                                 ;COMPARE 1 - HIGH BYTE
:COMPARE 2 - HIGH BYTE
                      0CAH
CMH1
           DATA
CMH2
           DATA
                      0СВН
                                 ; COMPARE
           DATA
                      0ССН
                                 ;CAPTURE 0 - HIGH BYTE
CTH0
CTH1
           DATA
                      0CDH
                                 ;CAPTURE 1 - HIGH BYTE
                      0CFH
                                 :CAPTURE 2
                                             - HIGH BYTE
CTH2
           DATA
                                  CAPTURE 3 - HIGH BYTE
CTH3
           DATA
                      0CFH
                                           **********
PSW
          DATA
                      0D0H
                                 : PROGRAM STATUS WORD
************
for the RUPI-44
           DATA
                                 ;SEND COUNT/RECEIVE COUNT
NSNR
                      0D8H
SIUST
           DATA
                      0D9H
                                 ;SIU STATE COUNTER
                                 TRANSMIT CONTROL BYTE
TCR
           DATA
                      ODAH
                                 ;TRANSMIT BUFFER LENGTH
;TRANSMIT BUFFER START
                      0DBH
TBL
           DATA
TBS
           DATA
                      0DCH
                                 THREE BYTE FIFO
FIF00
           DATA
                      0DDH
FIF01
                      ODEH
           DATA
FIF02
           DATA
                      0DFH
for the 80C51FA/83C51FA(83C252/80C252)
           DATA
                      0D8H
                                 ; CONTROL COUNTER
                      0D9H
CMOD
           DATA
                                 COUNTER MODE
                                 ;COMPARE/CAPTURE MODE FOR PCA MODULE 0;COMPARE/CAPTURE MODE FOR PCA MODULE 1
CCAPMO
                      0DAH
           DATA
CCAPM1
           DATA
                      0DBH
                                 ;COMPARE/CAPTURE MODE FOR PCA MODULE 2;COMPARE/CAPTURE MODE FOR PCA MODULE 3
CCAPM2
           DATA
                      0DCH
CCAPM3
           DATA
                      0DDH
                                 ; COMPARE/CAPTURE MODE FOR PCA MODULE
                                 COMPARE/CAPTURE MODE FOR PCA MODULE 4
CCAPM4
           DATA
                      0DEH
for the 80515/80535
                      0D8H
                                 ;A/D CONVERTER CONTROL
ADCON
           DATA
ADDAT
           DATA
                      0D9H
                                 ;A/D CONVERTER DATA
DAPR
           DATA
                      0DAH
                                 ;D/A CONVERTER PROGRAM REGISTER
for the 83C152/80C152
                                 ;DMA DESTINATION ADDR. 1 (LOW);DMA DESTINATION ADDR. 1 (HIGH)
                      0<sub>D2H</sub>
DARI 1
           DATA
                      OD3H
DARH1
           DATA
TCDCNT
           DATA
                      0D4H
                                 ;GSC TRANSMIT COLLISION COUNTER
                      0D5H
                                 GSC ADDRESS MASK 0
AMSK0
           DATA
                                 TRANSMIT STATUS (DMA & GSC)
TSTAT
                      0D8H
           DATA
for the 80C452/83C452
                      ;DMA DESTINATION ADDR. 1 (LOW)
DARL1
           DATA
DARH1
           DATA
                      0D3H
                                 ;DMA DESTINATION ADDR. 1 (HIGH)
        80C451/83C451
for the
P6
           DATA
                      0D8H
                                 ; PORT 6
for the 80512/80532
                      0D8H
ADCON
           DATA
                                 ;A/D CONVERTER CONTROL
ADDAT
           DATA
                      0D9H
                                 ;A/D CONVERTER DATA
                      0DAH
                                 ;D/A CONVERTER PROGRAM REGISTER
DAPR
           DATA
P6
                                 :PORT 6
           DATA
                      0DBH
for the 83C751/83C752
                      <u>-</u>0D8Н
I2CFG
           DATA
                                  ;I2C CONFIGURATION
for the 80C552/83C552 and 80C652/83C652
                      0D8H
                                 ;SERIAL 1
S1CON
           DATA
                                            CONTROL
S1STA
                      0D9H
                                 ;SERIAL 1 STATUS
           DATA
                                 ;SERIAL 1 DATA
                      ODAH
S1DAT
           DATA
S1ADR
           DATA
                      0DBH
                                 ;SERIAL 1 SLAVE ADDRESS
for the 80C517/80C537
                      0<sub>D2H</sub>
CML 0
           DATA
                                 :COMPARE REGISTER 0 - LOW BYTE
```

TH2

0CDH

```
;COMPARE REGISTER 0
CMHO
          DATA
                     UD3H
                                                      - HIGH BYTE
CML1
          DATA
                     0D4H
                                ; COMPARE REGISTER 1
                                                      - LOW BYTE
          DATA
                     0D5H
                                COMPARE REGISTER 1
                                                      - HIGH BYTE
CMH1
                                COMPARE REGISTER 2
CML2
          DATA
                     0D6H
                                                      - LOW BYTE
                                ; COMPARE REGISTER 2
                                                     - HIGH BYTE
CMH2
          DATA
                     0D7H
ADCON0
          DATA
                     0D8H
                                ;A/D CONVERTER CONTROL 0
ADDAT
          DATA
                     0D9H
                                ;A/D CONVERTER DATA
                     0DAH
                                ;D/A CONVERTER PROGRAM REGISTER
DAPR
          DATA
                                :PORT 7
          DATA
                     0DBH
                                ;A/D CONVERTER CONTROL 1
;PORT 8
                     0DCH
ADCON1
          DATA
P8
          DATA
                     ODDH
CTRELL
          DATA
                     0DEH
                                ;COM TIMER REL REG - LOW BYTE
                                COM TIMER REL REG - HIGH BYTE
CTRELH
          DATA
                     ODEH
                                *****
                                                               ACC
          DATA
                     0E0H
                                ;ACCUMULATOR
***********************
for the 83C152/80C152
                     0E2H
                                ;DMA BYTE COUNT 0 (LOW)
;DMA BYTE COUNT 0 (HIGH)
BCRL0
          DATA
BCRH0
          DATA
                     0E3H
                                ;GSC PSEUDO-RANDOM SEQUENCE
;GSC ADDRESS MASK 1
PRBS
          DATA
                     0E4H
AMSK1
          DATA
                     0E5H
                                RECEIVE STATUS (DMA & GSC)
RSTAT
          DATA
                     0E8H
for the 80C452/83C452
                     ŌЕ2Н
BCRL0
          DATA
                                ; DMA BYTE COUNT 0 (LOW)
BCRH0
          DATA
                     0E3H
                                ;DMA BYTE COUNT 0 (HIGH)
                                ;HOST STATUS
;HOST CONTROL
HSTAT
          DATA
                     0E6H
                     0E7H
          DATA
HCON
                                ;SLAVE CONTROL
;SLAVE STATUS
                     0E8H
SLCON
          DATA
SSTAT
          DATA
                     0E9H
          DATA
                     0EAH
                                ;INPUT WRITE POINTER
IWPR
                                ;INPUT READ POINTER
IRPR
          DATA
                     0EBH
CRP
                     0FCH
                                ; CHANNEL BOUNDARY POINTER
          DATA
FIN
          DATA
                     0EEH
                                :FIFO IN
CIN
          DATA
                     0EFH
                                :COMMAND IN
        80515/80535
for
    the
P4
                     0E8H
                                :PORT 4
          DATA
for
        80C451/83C451
    the
                     0E8H
CSR
          DATA
                                ; CONTROL STATUS
        80512/80532
for
    the
                     0E8H
          DATA
                                ; PORT 4
    the 80C552/83C552
0E8H
for
IEN1
                                ;INTERRUPT ENABLE REGISTER 1
TM2CON
          DATA
                     0EAH
                                ;T2 COUNTER CONTROL
CTCON
          DATA
                     0EBH
                                ; CAPTURE CONTROL
                                ;TIMER 2 - LOW BYTE
;TIMER 2 - HIGH BYTE
TMI 2
          DATA
                     0ECH
тмн2
                     0EDH
          DATA
STE
                     0FFH
                                SET ENABLE
          DATA
RTE
          DATA
                     0EFH
                                ; RESET/TOGGLE ENABLE
    the 80C51FA/83C51FA(83C252/80C252)
for
                                ;CAPTURE BYTE LOW
                     0E9H
          DATA
CL
                                ;COMPARE/CAPTURE 0 LOW BYTE
;COMPARE/CAPTURE 1 LOW BYTE
CCAP0L
                     0EAH
          DATA
CCAP1L
          DATA
                     0EBH
                                ;COMPARE/CAPTURE 2 LOW BYTE
;COMPARE/CAPTURE 3 LOW BYTE
CCAP2L
          DATA
                     0ECH
CCAP3L
          DATA
                     0EDH
                                COMPARE/CAPTURE 4 LOW BYTE
CCAP4L
          DATA
                     0EEH
for the 80C517/80C537
                     <u>,</u>
0Е1н
CTCON
                                ; COM TIMER CONTROL REG
          DATA
                                ;COMPARE REGISTER 3 - LOW BYTE
CML3
          DATA
                     0E2H
          DATA
                     0E3H
                                ;COMPARE REGISTER 3
                                                      - HIGH BYTE
СМН3
                     0E4H
                                ; COMPARE REGISTER 4
CML4
          DATA
                                                      - LOW BYTE
                     0E5H
                                COMPARE REGISTER 4
СМН4
          DATA
                                                      - HIGH BYTE
                                COMPARE REGISTER 5
                     0E6H
                                                      - LOW BYTE
CML 5
          DATA
CMH5
          DATA
                     0E7H
                                COMPARE REGISTER 5
                                                      - HIGH BYTE
Ρ4
                     0E8H
                                ; PORT 4
          DATA
                                ;MUL/DIV REG 0
MD0
          DATA
                     0E9H
                                ;MUL/DIV REG 1;MUL/DIV REG 2
MD1
          DATA
                     OFAH
MD2
          DATA
                     0EBH
                                ;MUL/DIV REG 3
MD3
          DATA
                     0ECH
MD4
          DATA
                     0EDH
                                :MUL/DIV REG 4
MD5
                     0EEH
                                ;MUL/DIV REG 5
          DATA
                                ;ARITHMETIC CONTROL REG
ARCON
          DATA
                     0FFH
                                             *********
                     0F0H
          DATA
                                ;MULTIPLICATION REGISTER
******
for the 80C154/83C154
IOCON
          DATA
                     0F8H
                                :I/O CONTROL REGISTER
        83C152/80C152
for the
```

```
BCRL1
                                    ;DMA BYTE COUNT 1 (LOW)
;DMA BYTE COUNT 1 (HIGH)
                       0F2H
           DATA
BCRH1
           DATA
                        0F3H
                                    ;GSC RECEIVE BUFFER
;GSC SLOT ADDRESS
            DATA
                        0F4H
RFIFO
                       0F5H
MYSLOT
           DATA
                                    ;INTERRUPT PRIORITY REGISTER 1
                        0F8H
TPN1
           DATA
for the
         83C851/80C851
                        0F2H
EADRL
            DATA
                                    ;EEPROM Address Register - Low Byte
                        0F3H
                                    :EEPROM Address Register - High Byte
EADRH
            DATA
                       0F4H
                                    ;EEPROM Data Register
EDAT
           DATA
                       0F5H
                                    ;EEPROM Timer Register
           DATA
ETIM
ECNTRL
           DATA
                        0F6H
                                    ; EEPROM Control Register
for the 80C452/83C452
                                    ;DMA BYTE COUNT 1 (LOW)
;DMA BYTE COUNT 1 (HIGH)
                        0F2H
BCRL1
           DATA
BCRH1
           DATA
                       0F3H
                       0F6H
                                    ;INPUT FIFO THRESHOLD
ITHR
           DATA
                       0F7H
                                    ;OUTPUT FIFO THRESHOLD
OTHR
           DATA
IEP
           DATA
                        0F8H
                                    ;INTERRUPT PRIORITY
                       0F9H
MODE
           DATA
                                    ; MODE
ORPR
           DATA
                       0FAH
                                    COUTPUT READ POINTER
                       0FBH
                                    COUTPUT WRITE POINTER
OWPR
           DATA
IMIN
           DATA
                       0FCH
                                    ; IMMEDIATE COMMAND IN
IMOUT
            DATA
                        0FDH
                                    ; IMMEDIATE COMMAND OUT
                                    ;FIFO OUT
FOUT
           DATA
                       0FEH
COLIT
                       0FFH
                                    COMMAND OUT
           DATA
         80515/80535
for the
                       0F8H
P5
            DATA
                                    ; PORT 5
for
         80512/80532
    the
P5
                        0F8H
                                    ; PORT 5
           DATA
         83C751/83C7
for
    the
                        0F8H
I2STA
           DATA
                                    :I2C STATUS
for the
IP1
         80C552/83C
                        ____
0F8н
                                    ;INTERRUPT PRIORITY REGISTER 1
           DATA
                                    ; PULSE WIDTH REGISTER 0
PWM0
            DATA
                        0FCH
                                    ;PULSE WIDTH REGISTER 1
PWM1
           DATA
                       OFDH
PWMP
                        0FFH
            DATA
                                    ; PRESCALER FREQUENCY CONTROL
Т3
            DATA
                        0FFH
                                    :T3 - WATCHDOG TIMER
for the 80C517/80C537
                       0F6H
                                    ; COMPARE ENABLE
CMEN
           DATA
                                    ;COMPARE REGISTER 6
                       0F2H
CMI 6
           DATA
                                                           - LOW BYTE
                                    ;COMPARE REGISTER 6 - HIGH BYTE
;COMPARE REGISTER 7 - LOW BYTE
;COMPARE REGISTER 7 - HIGH BYTE
                       0F3H
СМН6
           DATA
CML7
            DATA
                        0F4H
CMH7
                       0F5H
           DATA
                       0F7H
CMSEL
           DATA
                                    COMPARE INPUT REGISTER
                                    ; PORT 5
P5
           DATA
                       0F8H
    DATA 0FAH ; PORT 6
the 80C51FA/83C51FA(83C252/80C252)
P6
for
                       0F9H
                                    ;CAPTURE HIGH BYTE
CH
           DATA
                                    ;COMPARE/CAPTURE 0 HIGH BYTE
;COMPARE/CAPTURE 1 HIGH BYTE
ССАРОН
                       0FAH
           DATA
CCAP1H
           DATA
                       0FBH
                                    ;COMPARE/CAPTURE 2 HIGH BYTE;COMPARE/CAPTURE 3 HIGH BYTE
CCAP2H
           DATA
                       0FCH
ССАР3Н
           DATA
                       0FDH
                                    COMPARE/CAPTURE 4 HIGH BYTE
CCAP4H
           DATA
                       0FEH
for the 83C752
                       0FFH
                                    ; PULSE WIDTH ENABLE
PWFNA
           DATA
*****
```

B.2. Pre-defined Bit Addresses

```
for the 83C751/83C752
SCI
SDA
                                  ;TCON.0 - EXT. INTERRUPT 0 TYPE
;TCON.1 - EXT. INTERRUPT 0 EDGE FLAG
;TCON.2 - EXT. INTERRUPT 1 TYPE
IT0
           BIT
                      088н
TF0
                      089н
           BTT
                      HA80
IT1
           BIT
                                  TCON.3 - EXT. INTERRUPT 1 EDGE FLAG
TCON.4 - TIMER 0 ON/OFF CONTROL
IE1
           BIT
                      08вн
                      08CH
TR0
           BIT
                                  TCON.5 - TIMER O OVERFLOW FLAG
                      08DH
TF0
           BTT
                                  ;TCON.6 - TIMER 1 ON/OFF CONTROL
;TCON.7 - TIMER 1 OVERFLOW FLAG
                      08FH
TR1
           BTT
TF1
           BIT
                      08FH
************
for the 83C751/83C752
                                  ;TCON.6 - COUNTER OR TIMER OPERATION
;TCON.7 - GATE TIMER
                      08FH
C/T
           RTT
GATE
           BTT
                      08FH
for the 80515/80535
                                  ;P1.0 - EXT. INTERRUPT 3/CAPT & COMP 0;P1.1 - EXT. INTERRUPT 4/CAPT & COMP 1
TNT
           BIT
                      090H
INT4
           BIT
                      091H
```

```
;P1.2 - EXT. INTERRUPT 5/CAPT & COMP 2;P1.3 - EXT. INTERRUPT 6/CAPT & COMP 3;P1.4 - EXT. INTERRUPT 2
                          092H
INT5
             BIT
INT6
             BIT
                          093H
                          094Н
INT2
             BIT
                                        ;P1.5 - TIMER 2 EXT. RELOAD TRIGGER INP
;P1.6 - SYSTEM CLOCK OUTPUT
;P1.7 - TIMER 2 INPUT
                          095H
T2EX
             BIT
                          096н
CLKOUT
             BIT
T2
             BIT
                          097H
           83C152/80C152
for the
                          090н
                                        ;P1.0 - GSC RECEIVER DATA INPUT
;P1.1 - GSC TRANSMITTER DATA OUTPUT
GRXD
             BIT
GTXD
             BIT
                          091H
                                        ;P1.1 - GSC TRANSMITTER DATA GOTTOT
;P1.2 - DRIVE ENABLE TO ENABLE EXT DRIVE
;P1.3 - GSC EXTERNAL TRANSMIT CLOCK INPU
;P1.4 - GSC EXTERNAL RECEIVER CLOCK INPU
                          092н
DFN
             BIT
                          093H
TXC
             BIT
             BIT
                          094H
RXC
for
CT0I
     the 83C552/80C55
                          090н
                                        ;P1.0 - CAPTURE/TIMER INPUT 0
             BIT
                                        ;P1.1 - CAPTURE/TIMER INPUT 1;P1.2 - CAPTURE/TIMER INPUT 2
                          091H
CT1I
             BIT
                          092H
CT2I
             BIT
                                        ;P1.3 - CAPTURE/TIMER INPUT 3;P1.4 - T2 EVENT INPUT;P1.5 - T2 TIMER RESET SIGNAL
CT3I
             BIT
                          093H
                          094н
T2
             BIT
RT2
                          095H
             BIT
                          096н
                                        ;P1.6 - SERIAL PORT CLOCK LINE I2C
;P1.7 - SERIAL PORT DATA LINE I2C
SCL
             BIT
SDA
             BIT
                          097H
for the 80C517/80C537
                                        ;P1.0 - EXT. INTERRUPT 3/CAPT & COMP 0;P1.1 - EXT. INTERRUPT 4/CAPT & COMP 1
INT3
                          090н
             BIT
TNT4
                          091H
             RTT
                                        ; P1.2 - EXT. INTERRUPT 5/CAPT & COMP 2; P1.3 - EXT. INTERRUPT 6/CAPT & COMP 3
                          092H
INT5
             BIT
INT6
             BIT
                          093H
INT2
             BIT
                          094Н
                                        ;P1.4 - EXT. INTERRUPT 2
                                        ;P1.5 - TIMER 2 EXT. RELOAD TRIGGER INPU
;P1.6 - SYSTEM CLOCK OUTPUT
                          095H
T2EX
             BIT
CLKOUT
             RTT
                          096н
                                        ;P1.7 - TIMER 2 INPUT
                          097н
T2
             BIT
                                        ;52/83C152
;P1.5 - DMA HOLD REQUEST I/O
     the 80C452/83C452 and 80C1
BIT 095H
for
HLD
             BIT
                                        ;P1.6 - DMA HOLD ACKNOWLEDGE OUTPUT
HLDA
                          096н
for the 83C751/83C752
                          _____
095н
INTO
                                        ;P1.5 - EXTERNAL INTERRUPT 0 INPUT
;P1.6 - EXTERNAL INTERRUPT 1 INPUT
;P1.7 - TIMER 0 COUNT INPUT
             BIT
INT1
             BIT
                          096н
                          096Н
             BIT
                                         ************
;SCON.O - RECEIVE INTERRUPT FLAG
                          098H
RΙ
             BIT
                                         SCON.1 - TRANSMIT INTERRUPT FLAG
ΤI
             BIT
                          099н
RB8
                          09AH
                                         SCON.2 - RECEIVE BIT 8
             BIT
                                         SCON.3 - TRANSMIT BIT 8
                          09вн
TB8
             BIT
                          09СН
                                        ;SCON.4 - RECEIVE ENABLE
REN
             BIT
                                        ;SCON.5 - SERIAL MODE CONTROL BIT 2
;SCON.6 - SERIAL MODE CONTROL BIT 1
;SCON.7 - SERIAL MODE CONTROL BIT 0
SM2
             BIT
                          09DH
SM1
             BIT
                          09EH
                          09FH
             BIT
******
for the 83C751/83C752
             BIT(READ) 099H
                                        ; I2CON.1 - MASTER
                                        ;I2CON.2 - STOP
             BIT(READ) 09AH
STP
             BIT(READ) 09BH
BIT(READ) 09CH
                                        ;I2CON.3 - START
STR
                                        ; I2CON.4 - ARBITRATION LOSS
ARL
             BIT(READ) 09DH
                                        ; I2CON.5 - DATA READY
DRDY
             BIT(READ) 09EH
BIT(READ) 09FH
ATN
                                        ; I2CON. 6 - ATTENTION
                                        ; I2CON.7 - RECEIVE DATA
RDAT
             BIT(WRITE)098H
BIT(WRITE)099H
                                        ;12CON.0 - TRANSMIT STOP
;12CON.1 - TRANSMIT REPEATED START
XSTP
XSTR
                                        ; I2CON.2 - CLEAR STOP
CSTP
             BIT(WRITE)09AH
             BIT(WRITE)09BH
                                        ; I2CON.3 - CLEAR START
CSTR
             BIT(WRITE)09CH
                                        ; I2CON.4 - CLEAR ARBITRATION LOSS
CARL
             BIT(WRITE)09DH
BIT(WRITE)09EH
                                        ;i2CON.5 - CLEAR DATA READY
CDR
                                       ;12CON.6 - GO IDLE
;12CON.7 - CLEAR TRANSMIT ACTIVE
TDI F
             BIT(WRITE)09FH
CXA
                                        ;ie.0 - external interrupt 0 enable
EX0
                          0A8H
             BIT
                                        ; IE.1 - TIMER O INTERRUPT ENABLE
                          0а9н
ET0
             BIT
                                        ;IE.2 - EXTERNAL INTERRUPT 1 ENABLE
EX1
             BIT
                          0AAH
                                        ;IE.3 - TIMER 1 INTERRUPT ENABLE
;IE.4 - SERIAL PORT INTERRUPT ENABLE
                          0abh
ET1
             BIT
                          0ACH
             BIT
************
for the 83C751/83C752
                          0<sub>ACH</sub>
EI2
             BIT
                                        ;IE.4 - SERIAL PORT INTERRUPT ENABLE
                         80C154/83C154, 80C252(80C51FA), 80515/80535

OADH ;TIMER 2 INTERRUPT ENABLE
for
           8052/803
ET2
             BIT
           80C652/83C652
for
                          0<sub>ADH</sub>
ES1
                                        ;IE.5 - SERIAL PORT 1 INTERRUPT ENABLE
             BIT
     the 80C252(80C51FA)
for
```

```
RTT
                              0AEH
                                              ;IE.6 - ENABLE PCA INTERRUPT
for the 80515/80535
                              0AEH
                                              ; IENO.6 - WATCHDOG TIMER RESET
for the 83C552/80C552
                              0
ADH
ES1
               BIT
                                              ; IENO.5 - SERIAL PORT 1 INTERRUPT ENABLE
EAD
               BIT
                              0AEH
                                              :IENO.6 - ENABLE A/D INTERRUPT
for
ET2
      the 80C517/80C537
                              0<sub>ADH</sub>
                                              ; IENO.5 - TIMER 2 INTERRUPT ENABLE
               BIT
                                              ;IENO.6 - WATCHDOG TIMER RESET
WDT
               RTT
                              OAFH
                                             ;IE.7 - GLOBAL INTERRUPT ENABLE
;P3.0 - SERIAL PORT RECEIVE INPUT
;P3.1 - SERIAL PORT TRANSMIT OUTPUT
EΑ
               BIT
                              0AFH
RXD
                              0в0н
               BIT
                              0B1H
TXD
               BIT
INT0
               BIT
                              0в2н
                                              ;P3.2 - EXTERNAL INTERRUPT 0 INPUT
                                              ;P3.3 - EXTERNAL INTERRUPT 1 INPUT
                              0в3н
INT1
               BIT
                                              ;P3.4 - TIMER 0 COUNT INPUT
;P3.5 - TIMER 1 COUNT INPUT
т0
               BIT
                              0в4н
               BIT
                              0в5н
т1
                                              ;P3.6 - WRITE CONTROL FOR EXT. MEMORY;P3.7 - READ CONTROL FOR EXT. MEMORY
                              0в6н
WR
               BIT
RD
               BIT
                              0в7н
                                              ; IP.O - EXTERNAL INTERRUPT O PRIORITY
PX0
               BIT
                              0в8н
                                             ; IP.1 - TIMER O PRIORITY
PT0
                              0в9н
               BIT
                                              ; IP.2 - EXTERNAL INTERRUPT 1 PRIORITY
PX1
                              Ован
               RTT
                                               ip.3 - TIMER 1 PRIORITY
PT1
                              0RRH
               BIT
                                              ; IP.4 - SERIAL PORT PRIORITY
PS
               BIT
                              0всн
******************
for the 80C154/83C154
                                             ; IP.5 - TIMER 2 PRIORITY
; IP.7 - INTERRUPT PRIORITY DISABLE
PT2
               BIT
                              0RCH
PCT
               BIT
                              0BFH
for the 80C652/83C652
PS1
                              0<sub>BDH</sub>
                                              ; IP.5 - SERIAL PORT 1 PRIORITY
               BIT
                             51FA(83C252/80C252)

0BDH ; IP.5 - TIMER 2 PRIORITY
      the 80C51FA/83C
<u>for</u>
PT2
               BIT
                                               IP.6 - PCA PRIORITY
PPC
               BIT
                              0BEH
      the 80515/80535
                              and 80C517/80C537
for
                                             ; IEN1.0 - A/D CONVERTER INTERRUPT EN
; IEN1.1 - EXT. INTERRUPT 2 ENABLE
EADC
                              0в8н
               BIT
                              OR9H
FX2
               RTT
                                              ; IEN1.2 - EXT. INT 3/CAPT/COMP INT 0 EN
; IEN1.3 - EXT. INT 4/CAPT/COMP INT 1 EN
EX3
               BIT
                              0BAH
EX4
               BIT
                              0ввн
                                             ; IEN1.3 - EXT. INT 4/CAPT/COMP INT 1 EN
; IEN1.4 - EXT. INT 5/CAPT/COMP INT 2 EN
; IEN1.5 - EXT. INT 6/CAPT/COMP INT 3 EN
; IEN1.6 - WATCHDOG TIMER START
               BIT
EX5
                              0всн
EX6
                              0BDH
               BIT
               BIT
                              0BEH
SWDT
                                              ; IEN1.7 - T2 EXT. RELOAD INTER START
EXEN2
               BIT
                              0BFH
                                              ; IRCON.O - A/D CONVERTER INTER REQUEST
IADC
               BIT
                              0C0H
                                             ; IRCON.1 - EXT. INTERRUPT 2 EDGE FLAG
; IRCON.2 - EXT. INTERRUPT 3 EDGE FLAG
; IRCON.3 - EXT. INTERRUPT 4 EDGE FLAG
               BIT
                              0C1H
IEX2
IEX3
                              0C2H
               BIT
TFX4
               BIT
                              0C3H
                                              ; IRCON.4 - EXT. INTERRUPT 5 EDGE FLAG
; IRCON.5 - EXT. INTERRUPT 6 EDGE FLAG
IEX5
               BIT
                              0C4H
IEX6
               BIT
                              0C5H
                                             ;IRCON.5 - EXT. INTERROPT 6 EDGE FLAG
;IRCON.6 - TIMER 2 OVERFLOW FLAG
;IRCON.7 - TIMER 2 EXT. RELOAD FLAG
;T2CON.0 - TIMER 2 INPUT SELECT BIT 0
;T2CON.1 - TIMER 2 INPUT SELECT BIT 1
;T2CON.2 - COMPARE MELOAD MODE CEL BIT
               BIT
                              0С6Н
TF2
EXF2
                              0C7H
               RTT
T2I0
                              0C8H
               BIT
T2I1
               BIT
                              0С9Н
T2CM
               BIT
                              0CAH
                                             ;12CON.2 - COMPAKE MODE
;T2CON.3 - TIMER 2 RELOAD MODE SEL BIT 0
;T2CON.4 - TIMER 2 RELOAD MODE SEL BIT 1
;T2CON.5 - EXT. INT 2 F/R EDGE FLAG
;T2CON.6 - EXT. INT 3 F/R EDGE FLAG
;T2CON.7 - PRESCALER SELECT BIT
T2R0
               BIT
                              0СВН
T2R1
                              ОССН
               RTT
I2FR
                              OCDH.
               RTT
I3FR
               BIT
                              0CEH
T2PS
               BIT
                              0CFH
for the 83C552/80C552
                                              ;IPO.5 - SIO1
;IPO.6 - A/D CONVERTER
                              0<sub>BDH</sub>
PS1
               BIT
PAD
               RTT
                              ORFH
                                              ;P4.0 - T2 COMPARE AND SET/RESET OUTPUTS
CMSR0
               BIT
                              0C0H
                                              ; P4.1 - T2 COMPARE AND SET/RESET OUTPUTS
; P4.2 - T2 COMPARE AND SET/RESET OUTPUTS
                              0C1H
CMSR1
               BIT
CMSR2
               BIT
                              0C2H
                              0С3Н
0С4Н
                                              ;P4.3 - T2 COMPARE AND SET/RESET OUTPUTS
;P4.4 - T2 COMPARE AND SET/RESET OUTPUTS
CMSR3
               BIT
CMSR4
               RTT
                                              ;P4.5 - T2 COMPARE AND SET/RESET OUTPUTS
CMSR5
               BIT
                              0C5H
                                              ;P4.6 - T2 COMPARE AND TOGGLE OUTPUTS
;P4.7 - T2 COMPARE AND TOGGLE OUTPUTS
CMT0
               BIT
                              0С6Н
CMT1
               BIT
                              0С7Н
                              0С8Н
                                             ;TM2IR.0 - T2 CAPTURE 0
;TM2IR.1 - T2 CAPTURE 1
;TM2IR.2 - T2 CAPTURE 2
CTI0
               BIT
CTI1
               BIT
                              0C9H
CTI2
               BIT
                              0CAH
                                              :TM2IR.3 - T2 CAPTURE
CTI3
               BIT
                              0СВН
                                              ;TM2IR.4 - T2 COMPARATOR 0
CMI0
               BIT
                              0ССН
                                             ;TM2IR.5 - T2 COMPARATOR 1
;TM2IR.6 - T2 COMPARATOR 2
;TM2IR.7 - T2 OVERFLOW
                              0CDH
CMT1
               BIT
CMI2
               RTT
                              0CEH
T20V
               BIT
                              0CFH
for the RUPI-44
```

```
0С8Н
RRP
            BIT
                                     ;STS.0 - RECEIVE BUFFER PROTECT
AM
            BIT
                        0С9Н
                                     ;STS.1 - AUTO/ADDRESSED MODE SELECT
                        0CAH
                                     :STS.2 - OPTIONAL POLL BIT
OPB
            BIT
                                     ;STS.3 - RECEIVE BUFFER OVERRUN
BOV
            BIT
                        0СВН
                                     ;STS.4 - SIU INTERRUPT FLAG
            BIT
                        0ССН
SI
                                     ;STS.5 - REQUEST TO SEND
RTS
            RTT
                        0CDH
RBE BIT OCEH ;STS.6 - RECEIVE BUFFER EMPTY
TBF BIT OCFH ;STS.7 - TRANSMIT BUFFER FULL
for the 8052/8032, 80C154/83C154, 80C51FA/83C51FA(83C252/80C252)
CAP2
                                     ;T2CON.O - CAPTURE OR RELOAD SELECT
;T2CON.1 - TIMER OR COUNTER SELECT
                        0С8Н
            BIT
CNT2
            RTT
                        0C9H
                                     ;T2CON.2 - TIMER 2 ON/OFF CONTROL
;T2CON.3 - TIMER 2 EXTERNAL ENABLE FLAG
TR2
            BIT
                        0CAH
EXEN2
            BIT
                        0СВН
                                     ;T2CON.4 - TRANSMIT CLOCK SELECT
TCLK
            BIT
                        ОССН
                                     ;T2CON.5 - RECEIVE CLOCK SELECT
                        0CDH
RCLK
            BIT
                                     ;T2CON.6 - EXTERNAL TRANSITION FLAG
;T2CON.7 - TIMER 2 OVERFLOW FLAG
EXF2
            BIT
                        0CEH
TF2
            BIT
                        0CFH
TF2 B17
for the 83C152/80C152
RTT 0C8H
                                     ; IEN1.0 - GSC RECEIVE VALID
                                     ; IEN1.1 - GSC RECEIVE ERROR
EGSRE
                        0С9Н
            BIT
                                     ; IEN1.2 - DMA CHANNEL REQUEST 0
EDMA0
            BIT
                        0CAH
                                     ; IEN1.3 - GSC TRANSMIT VALID
EGSTV
            BIT
                        0СВН
                                     ; IEN1.4 - DMA CHANNEL REQUEST 1
; IEN1.5 - GSC TRANSMIT ERROR
FDMA1
            BIT
                        0ССН
FGSTF
            RTT
                        OCDH.
for the 80512/80532
TADC BIT 0C0H ;IRCON.0 - A/D CONVERTER INTERRUPT REQ
                        0D0H
                                     ;PSW.0 - ACCUMULATOR PARITY FLAG
            RTT
***********
for the 83C552/80C552
    BIT
the 80512/80532
                                     ; PSW.1 - FLAG 1
F1
                        OD1H
for
                                     ;PSW.1 - FLAG 1
;ADCON.0 - ANALOG INPUT CH SELECT BIT 0
                        0D1H
F1
            BIT
MXO
            BIT
                        0D8H
                                     ;ADCON.1 - ANALOG INPUT CH SELECT BIT 1;ADCON.2 - ANALOG INPUT CH SELECT BIT 2
            BIT
                        0D9H
MX1
MX2
            BIT
                        0DAH
                                     ;ADCON.3 - A/D CONVERSION MODE
            BIT
                        ODRH
ADM
BSY
ΩV
            BIT
                        0D2H
                                     ;PSW.2 - OVERFLOW FLAG
                                     ;PSW.3 - REGISTER BANK SELECT 0
RS0
            BIT
                        0D3H
                                     ;PSW.4 - REGISTER BANK SELECT 1
RS1
            BIT
                        0D4H
                                     ;PSW.5 - FLAG 0
                        0D5H
F0
            BIT
                                     ;PSW.6 - AUXILIARY CARRY FLAG
;PSW.7 - CARRY FLAG
                        0D6H
AC
            BIT
                        0p7H
CY
            RTT
************
for the 80C51FA/83C51FA(83C252/80C252)
                                     ;CCON.O -PCA MODULE O INTERRUPT FLAG
;CCON.1 -PCA MODULE 1 INTERRUPT FLAG
CCF0
            BIT
BIT
                        0D8H
CCF1
                        Оп9н
                                     ;CCON.1 -PCA MODULE 1 INTERRUPT FLAG
;CCON.2 -PCA MODULE 2 INTERRUPT FLAG
;CCON.3 -PCA MODULE 3 INTERRUPT FLAG
;CCON.4 -PCA MODULE 4 INTERRUPT FLAG
CCF2
            BIT
                        0DAH
CCF3
            BIT
                        0DBH
CCF4
            RTT
                        0DCH
                                     ;CCON.6 - COUNTER RUN
                        0DEH
CR
            RTT
CF
                        0DFH
                                     ; PCA COUNTER OVERFLOW FLAG
            RTT
for the RUPI-44
                                     ;NSNR.0 - RECEIVE SEQUENCE ERROR
;NSNR.1 - RECEIVE SEQUENCE COUNTER-BIT 0
                        0D8H
SER
NR0
            RTT
                        0D9H
                                     ;NSNR.2 - RECEIVE SEQUENCE COUNTER-BIT 1
;NSNR.3 - RECEIVE SEQUENCE COUNTER-BIT 2
                        0DAH
NR1
            RTT
NR2
                        ODBH
            RTT
SES
            BIT
                        0DCH
                                     ;NSNR.4 - SEND SEQUENCE ERROR
                        0DDH
                                     ;NSNR.5 - SEND SEQUENCE COUNTER-BIT 0
NS0
            BIT
                                     ;NSNR.6 - SEND SEQUENCE COUNTER-BIT 1
NS1
            BIT
                        0DEH
                                     :NSNR.7 - SEND SEQUENCE COUNTER-BIT 2
                        ODFH
NS2
            BIT
for the 80515/80535
                                     ;ADCON.0 - ANALOG INPUT CH SELECT BIT 0
;ADCON.1 - ANALOG INPUT CH SELECT BIT 1
;ADCON.2 - ANALOG INPUT CH SELECT BIT 2
MX0
            BIT
                        0D8H
                        0D9H
MX1
            BIT
MX2
            BIT
                        0DAH
                                     ;ADCON.3 - A/D CONVERSION MODE
;ADCON.4 - BUSY FLAG
                        0DBH
ADM
            BIT
BSY
            RTT
                        0DCH
                                     ;ADCON.5 - SYSTEM CLOCK ENABLE
;ADCON.7 - BAUD RATE ENABLE
CLK
            BIT
                        0DEH
BD
            BIT
                        0DFH
for the 80C652/83C652
                        0D8H
                                     ;S1CON.O - CLOCK RATE O
CRO
            BIT
                                     ;S1CON.1 - CLOCK RATE 1
;S1CON.2 - ASSERT ACKNOWLEDGE
CR1
            BIT
                        0D9H
            BIT
                        0DAH
AA
                                     :S1CON.3 - SIO1 INTERRUPT BIT
ST
            RTT
                        ODRH
```

```
STO
             BIT
                           0DCH
                                         ;S1CON.4 - STOP FLAG
                                         ;S1CON.5 - START FLAG
STA
             BIT
                           0DDH
                                          :S1CON.6 - ENABLE SIO1
                           ODEH
ENS1
             BIT
for the 83C152/80C152
                           0<sub>D8</sub>н
                                         ;TSTAT.O - DMA SELECT
DMA
             BIT
TEN
             RTT
                           0D9H
                                         ;TSTAT.1 - TRANSMIT ENABLE
                                         ;TSTAT.2 - TRANSMIT FIFO NOT FULL
TFNF
             BIT
                           0DAH
                                          :TSTAT.3 - TRANSMIT DONE
TDN
             BIT
                           0DBH
                                         ;TSTAT.4 - TRANSMIT COLLISION DETECT
TCDT
             BIT
                           0DCH
                                          ;TSTAT.5 - UNDERRUN
                           0DDH
             BIT
UR
NOACK
             BIT
                           0DEH
                                         ;TSTAT.6 - NO ACKNOWLEDGE
                                         ;TSTAT.7 - LINE IDLE
;RSTAT.0 - HARDWARE BASED ACKNOWLEDGE EN
;RSTAT.1 - RECEIVER ENABLE
             BIT
                           0DFH
LNI
HBAEN
             BIT
                           0E8H
GREN
             BIT
                           0E9H
                                         ;RSTAT.2 - RECEIVER FIFO NOT EMPTY
;RSTAT.3 - RECEIVER DONE
                           0EAH
RFNE
             BIT
RDN
             BIT
                           0EBH
                                         ;RSTAT.4 - CRC ERROR
;RSTAT.5 - ALIGNMENT ERROR
;RSTAT.6 - RCVR COLLISION/ABORT DETECT
             BIT
                           0ECH
CRCE
ΑE
             BIT
                           0EDH
RCABT
             BIT
                           0EEH
                                         ;RSTAT.7 - OVERRUN
;IPN1.0 - GSC RECEIVE VALID
                           0EFH
OR
             BIT
PGSRV
             BIT
                           0F8H
PGSRE
             BIT
                           0F9H
                                         ; IPN1.1 - GSC RECEIVE ERROR
                                          ; IPN1.2 - DMA CHANNEL REQUEST 0
                           0FAH
PDMA0
             BIT
                                         ;IPN1.3 - GSC TRANSMIT VALID
             BIT
                           0FBH
PGSTV
                                         ;;;PN1.4 - DMA CHANNEL REQUEST 1
;;PN1.5 - GSC TRANSMIT ERROR
PDMA1
                           0FCH
             BIT
PGSTE
             BIT
                           0FDH
for the 80C452/83C452
                                         ;SLCON.O - OUTPUT FIFO CH REQ SERVICE
;SLCON.1 - INPUT FIFO CH REQ SERVICE
                           0E8H
OFRS
             BIT
TFRS
                           0E9H
             RTT
                                         ;SLCON.3 - ENABLE FIFO DMA FREEZE MODE
;SLCON.4 - GEN INT WHEN IMMED COMMAN OUT REGISTER IS AVAIL
;SLCON.5 - GEN INT WHEN A COMMAN IS WRITTEN TO IMMED COMMAND
FRZ
                           OFRH
             BIT
ICOI
             BIT
                           0ECH
             BIT
ICII
                           0EDH
IN REG
                                         ;SLCON.6 - ENABLE OUTPUT FIFO INTERRUPT
             RTT
                           0FFH
OFT
                                         ;SLCON.7 - ENABLE INPUT FIFO INTERRUPT
;IEP.0 - FIFO SLAVE BUS I/F INT EN
IFI
             BIT
                           0EFH
EFIFO
             BIT
                           0F8H
             BIT
                           0F9H
                                         ; IEP.1 - DMA CHANNEL REQUEST 1
PDMA1
PDMA0
             BIT
                           0FAH
                                          ;IEP.2 - DMA CHANNEL REQUEST 0
                                         ; IEP.3 - DMA CHANNEL 1 INTERRUPT ENABLE
; IEP.4 - DMA CHANNEL 0 INTERRUPT ENABLE
                           0FBH
             RTT
FDMA1
EDMA0
             BIT
                           0FCH
PFIFO
             BIT
                           0FDH
                                          ; IEP.5 - FIFO SLAVE BUS I/F INT PRIORITY
for the 80C451/83C451
                           0E8H
                                         ;CSR.O - INPUT BUFFER FULL
IBF
             BIT
                                         ;CSR.1 - OUTPUT BUFFER FULL
OBF
                           OF9H
             BIT
                                         ;CSR.2 - INPUT DATA STROBE
IDSM
             BIT
                           0EAH
                                         ;CSR.3 - OUTPUT BUFFER FLAG CLEAR
OBFC
             BIT
                           0EBH
             BIT
                                         ;CSR.4 - AFLAG MODE SELECT
MAO
                           0ECH
                                         ;CSR.5 - AFLAG MODE SELECT
;CSR.6 - BFLAG MODE SELECT
;CSR.7 - BFLAG MODE SELECT
                           0EDH
MA1
             BIT
MRO
             BIT
                           0EEH
MB1
             BIT
                           0EFH
     the 83C751/83C752
BIT(READ) 0D8H
for
CTO
                                         ;I2CFG.0 - CLOCK TIMING 0
             BIT(READ) OD9H
BIT(READ) ODCH
                                         ;I2CFG.1 - CLOCK TIMING 1
;I2CFG.4 - START/STOP TIMER 1
CT1
T1RUN
                                         ; I2CFG.6 - MASTER I2C
MASTRQ
             BIT(READ) ODEH
                                         ;i2CFG.7 - SLAVE i2C
;i2CFG.0 - CLOCK TIMING 0
SLAVEN
             BIT(READ) ODFH
             BIT(WRITE)0D8H
CT0
             BIT(WRITE)0D9H
BIT(WRITE)0DCH
                                         ;12CFG.1 - CLOCK TIMING 1
;12CFG.4 - START/STOP TIMER 1
CT1
TTRIIN
                                         ; I2CFG.5 - CLEAR TIMER 1 INTERRUPT FLAG
CLRTI
             BIT(WRITE) ODDH
                                         ;i2CFG.6 - MASTER I2C
;i2CFG.7 - SLAVE I2C
             BIT(WRITE) ODEH
MASTRQ
             BIT(WRITE) ODFH
SLAVEN
             BIT(READ) 0F8H
BIT(READ) 0F9H
                                         ;12STA.0 - XMIT STOP CONDITION
;12STA.1 - XMIT REPEAT STOP COND.
RSTP
RSTR
                                         ;i2STA.2 - STOP CONDITION
;i2STA.3 - START CONDITION
MAKSTP
             BIT(READ) OFAH
MAKSTR
             BIT(READ) OFBH
                                         ; I2STA.4 - XMIT ACTIVE
             BIT(READ) OFCH
XACTV
                                         ;12STA.5 - CONTENT OF XMIT BUFFER
;12STA.6 - SLAVE IDLE FLAG
             BIT(READ) OFDH
BIT(READ) OFEH
XDATA
RIDLE
for the 83C552/80C552
                           0D8H
CR0
             BIT
                                         ;S1CON.O - CLOCK RATE O
                                         ;S1CON.1 - CLOCK RATE 1
CR1
             BIT
                           0D9H
                                         ;S1CON.2 - ASSERT ACKNOWLEDGE
;S1CON.3 - SERIAL I/O INTERRUPT
                           0DAH
AA
             BIT
SI
             BIT
                           0DBH
STO
             BIT
                           0DCH
                                         ;S1CON.4 - STOP FLAG
                                         ;S1CON.5 - START FLAG
STA
             BIT
                           0DDH
                                         ;S1CON.6 - ENABLE SERIAL I/O
ENS1
             BIT
                           ODEH
                                         ;IEN1.0 - ENABLE T2 CAPTURE 0
;IEN1.1 - ENABLE T2 CAPTURE 1
;IEN1.2 - ENABLE T2 CAPTURE 2
;IEN1.3 - ENABLE T2 CAPTURE 3
                           0E8H
             BIT
ECT0
ECT1
             BIT
                           0E9H
ECT2
             BIT
                           0EAH
ECT3
             BIT
                           0EBH
```

```
; IEN1.4 - ENABLE T2 COMPARATOR 0
ECM0
               BIT
                               0ECH
                                              ;IEN1.4 - ENABLE 12 COMPARATOR U
;IEN1.5 - ENABLE T2 COMPARATOR 1
;IEN1.6 - ENABLE T2 COMPARATOR 2
;IEN1.7 - ENABLE T2 OVERFLOW
ECM1
               BIT
                               0EDH
ECM2
               BIT
                               0EEH
               BIT
ET2
                               0EFH
                                              ;IP1.0 - T2 CAPTURE REGISTER 0;IP1.1 - T2 CAPTURE REGISTER 1;IP1.2 - T2 CAPTURE REGISTER 2;IP1.3 - T2 CAPTURE REGISTER 3;IP1.4 - T2 COMPARATOR 0
РСТ0
                               0F8H
               BIT
                               0F9H
PCT1
               BIT
PCT2
               BIT
                               0FAH
                               0FBH
PCT3
               BIT
РСМ0
               BIT
                               0FCH
                                              ;iP1.5 - T2 COMPARATOR 0;iP1.5 - T2 COMPARATOR 1;iP1.6 - T2 COMPARATOR 2;iP1.7 - T2 OVERFLOW
                               0FDH
PCM1
               BIT
PCM2
               BIT
                               0FEH
PT2
               BIT
                               0FFH
for
      the 80C517/80C537
                               0D1H
                                               ; PSW.1 - FLAG 1
F1
               BIT
                                              ;ADCONO.0 - ANALOG INPUT CH SELECT BIT 0;ADCONO.1 - ANALOG INPUT CH SELECT BIT 1;ADCONO.2 - ANALOG INPUT CH SELECT BIT 2
MXO
                               0D8H
               BIT
MX1
               BIT
                               0D9H
MX2
               BIT
                               0DAH
                                               ;ADCONO.3 - A/D CONVERSION MODE
                               0DBH
ADM
               BIT
                                               ;ADCONO.4 - BUSY FLAG
RSY
               BIT
                               0DCH
                                               ;ADCONO.5 - SYSTEM CLOCK ENABLE
;ADCONO.7 - BAUD RATE ENABLE
                               0DEH
CLK
               BIT
BD
               BIT
                               0DFH
      the 80C154/83C154
for
                                               ;IOCON.O - CPU POWER DOWN MODE CONTROL
                               0F8H
ALF
               BIT
                                              ;IOCON.1 - PORT 1 HIGH IMPEDANCE
;IOCON.2 - PORT 2 HIGH IMPEDANCE
;IOCON.3 - PORT 3 HIGH IMPEDANCE
P1F
                               0F9H
               RTT
                               0FAH
P2F
               BIT
P3F
               BIT
                               0FBH
IZC
               BIT
                               0FCH
                                               ;IOCON.4 - 10K TO 100 K OHM SWITCH (P1-3)
                                               ;IOCON.5 - SERIAL PORT RCV ERROR FLAG
;IOCON.6 - 32 BIT TIMER SWITCH
                               0FDH
SERR
               BIT
T32
                               0FEH
               RTT
                                               0FFH
WDT
               BIT
********
```

APPENDIX C

RESERVED SYMBOLS

The following is a list of reserved symbols used by the Cross Assembler. These symbols cannot be redefined.

AB	ACALL	ADD
AJMP	AND	ANL
AR1	AR2	AR3
AR5	AR6	AR7
BSEG	С	CALL
CLR	CODE	CPL
DA	DATA	DB
DEC	DIV	DJNZ
DS	DSEG	DW
EQ	EQU	GE
HÏGH	IDATA	INC
JB	JBC	JC
JNB	JNC	JNZ
LCALL	LE	LJMP
LT	MOD	MOV
MOVX	MUL	NE
NOT	OR	ORG
PC	POP	PUSH
R1	R2	R3
R5	R6	R7
RETI	RL	RLC
RRC	SET	SETB
SHR	SJMP	SUBB
USING	XCH	XCHD
XOR	XRL	XSEG
	AJMP AR1 AR5 BSEG CLR DA DEC DS EQ HIGH JB JNB LCALL LT MOVX NOT PC R1 R5 RETI RRC SHR USING	AJMP AND AR1 AR2 AR5 AR6 BSEG C CLR CODE DA DATA DEC DIV DS DSEG EQ EQU HIGH IDATA JB JBC JNB JNC LCALL LE LT MOD MOVX MUL NOT OR PC POP R1 R2 R5 R6 RETI RL RRC SET SHR SJMP USING XCH